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Grid-enabled plug-in electrified vehicles (PEVs) are deemed as one of the 
most sustainable solutions to profoundly reduce both oil consumption and greenhouse 
gas emissions. One of the most important realities, which will facilitate the adoption 
of PEVs is the method by which these vehicles will be charged. This dissertation 
focuses on the research of highly efficient onboard charging solutions for next 
generation PEVs. 
This dissertation designs a two-stage onboard battery charger to charge a 360 
V lithium-ion battery pack. An interleaved boost topology is employed in the first 
stage for power factor correction (PFC) and to reduce total harmonic distortion 
(THD). In the second stage, a full bridge inductor-inductor-capacitor (LLC) multi-
resonant converter is adopted for galvanic isolation and dc/dc conversion. Design 
considerations focusing on reducing the charger volume, and optimizing the 
conversion efficiency over the wide battery pack voltage range are investigated. The 
  
designed 1 kW Silicon based charger prototype is able to charge the battery with an 
output voltage range of 320 V to 420 V from 110 V, 60 Hz single-phase grid. Unity 
power factor, low THD, and high peak conversion efficiency have been demonstrated 
experimentally. 
This dissertation proposes a new technique to track the maximum efficiency 
point of LLC converter over a wide battery state-of-charge range. With the proposed 
variable dc link control approach, dc link voltage follows the battery pack voltage. 
The operating point of the LLC converter is always constrained to the proximity of 
the primary resonant frequency, so that the circulating losses and the turning off 
losses are minimized. The proposed variable dc link voltage methodology, 
demonstrates efficiency improvement across the wide state-of-charge range. An 
efficiency improvement of 2.1% at the heaviest load condition and 9.1% at the 
lightest load condition for LLC conversion stage are demonstrated experimentally.  
This dissertation proposes a novel PEV charger based on single-ended 
primary-inductor converter (SEPIC) and the maximum efficiency point tracking 
technique of an LLC converter. The proposed charger architecture demonstrates 
attracting features such as (1) compatible with universal grid inputs; (2) able to 
charge the fully depleted battery pack; (3) pulse width modulation and simplified 
control algorithm; and (4) the advantages of Silicon Carbide MOSFETs can be fully 
manifested. A 3.3 kW all Silicon Carbide based PEV charger prototype is designed to 
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Chapter 1 Introduction 
1.1. Background 
The gasoline price has kept on increasing since early 1990s. According to the 
Energy Information Administration (EIA) survey studies from 1990 to 2013, Fig. 1.1, 
the gasoline price has tripled since 1990. The rise of gas price increases the cost of 










Fig. 1.1. Weekly U.S. regular conventional retail gasoline prices. 
On the other hand, with the evolvement of material science and battery 
manufacturing technology, the price of a battery is decreasing gradually, and the 
corresponding energy density is increasing annually. This is demonstrated in Fig. 1.2 
[1]. These trends are propelling the transition of transportation from conventional 




systems. Consequently, more and more efforts are being involved into developing 























































Fig. 1.2. Li-ion pricing and energy density (1991-2006)[1]. 
In the United States, an official domestic goal of putting one million electric 
vehicles on the road by 2015 has been established [2]. Different public policies have 
been implemented by governments to encourage the electrification of transportation 
system [3]. Fig. 1.3 demonstrates the projected annual light-duty electric vehicles 
sales worldwide. In this chart, In comparison with 2011, the sale of electric vehicles 
(EV) is predicted to increase by 46 times by 2017. 
With the reduction of battery price, the price gap between conventional ICE 
vehicles and electric vehicles would become narrower. Electric vehicles are becoming 
more affordable. However, increasing the charging speed or reducing the charging 
time become one of the major concerns of ordinary consumers. Conventional ICE 




longer time to recharge the battery pack. Moreover, the lack of charging facilities also 


























Fig. 1.3. Annual sales of light-duty electric vehicles worldwide (2011-2017) [5]. 
1.2. Charging Infrastructures and Charging Profile of Li-ion Battery 
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Depending on the power-level and the required charging facilities, charging of 
EVs and PHEVs can be classified into 3 different levels (as summarized in Table 1-
1).  
1.2.1 Charging Power Levels 
In the United States, level 1 charging is adopted for single phase 120 V/12 A, 
60 Hz grid outlet. Level 1 charger is easy to be integrated onboard. The installation 
cost of level 1 charging infrastructure is estimated to be $500 to $800 [7], [8]. The 
relative low price makes level 1 applicable to home charging. However, the low 
charging power increases the charging time of battery pack (up to 17 hours) to charge 
a typical 25 kWh battery pack from 20% state of charge (SOC) to full SOC.  
Level 2 charging requires 240 V power outlet, which is available at the 
majority of house garages as well as public facilities. In comparison with level 1, 
without compromising the convenience of accessibility, the level 2 charging time is 
much less. The cost of installation including the residential electric vehicle supply 
equipment (EVSE) unit is expected to be $3,150 to $5,100 [9].  Consequently, level 2 
charging is expected to be the dominant charging method available in majority of 
private and public facilities [3].  
Level 3 or DC fast charging extends the charging power to a much higher 
level (excess of 50 kW). Consequently, the charging time is significantly reduced. 




One of the frontier EV companies, Tesla, targets at 5 minutes fully charging its EVs 
in the foreseeable future using its supercharging stations [10], [11]. However, level 3 
charging comes with its extremely high costs, which includes the installation cost, 
infrastructure cost, as well as the maintenance cost [12], [13]. Besides, delivering 
power to a battery pack very rapidly can cause overheat and potential damage to the 
battery cells. Moreover, drawing ultra-high power from the grid increases the demand 
from the grid and might incur overload problem of local distribution facilities [14]–
[16]. Consequently, level 3 charging is mainly intended for commercial and public 
charging stations [17]–[19].  
1.2.2 Battery Swapping 
Instead of charging the battery pack overnight at home, the depleted battery 
pack could be replaced with a fully charged one in a short time, so that the driver is 
able to get back onto the road fast. This is where the concept of battery swapping 
comes from. 90 second battery swapping time, which is less time than it takes to fill 
up a traditional car at the gas station, has been reported by Tesla in 2013 [20]. Battery 
swapping is deemed as a proposing technique, which makes up the drawbacks of 
relative slow battery charging speed [21], [22]. However, current battery swapping 
technique is too specific to be applied to different models of electric vehicles and 
battery types. Universal battery swapping codes or standards must be composed and 
implemented before spreading this technique into the commercial market.  
1.2.3 Battery Charging Profile 




EVs and PHEVs available in the market. All listed EVs and PHEVs are equipped 
with onboard chargers applicable to level 1 and level 2 charging. All EVs and PHEVs 
except Tesla Model S, utilize universal charge connector, which is defined by SAE 
J1772 standard.  
Table 1-2 Charging characteristics and infrastructures of some manufactured 
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*Specification data is based on public information and is subject to change. 
Li-ion cell has much higher energy density than other battery chemistries, 
such as lead acid cell, nickel cadmium cell, as well as Ni-metal hydride cell [23]. In 
EVs and PHEVs, energy density and the weight of the battery are two of the most 
critical parameters that determine the electric range of vehicle. Consequently, Li-ion 
cell has dominated the market of EVs and PHEVs. This could be observed from 
Table 1-2, as all the listed EVs and PHEVs are equipped with a Li-ion battery pack. It 
should be noted that, although extended life cycles, increased energy density, and 
slight cost reduction have been achieved with the evolutions of battery technology 
[4], Li-ion battery pack is still the most expensive and heaviest component in EVs 
and PHEVs. 
Various methods can be adopted to safely charge the Li-ion batteries. It is not 
only the battery chemistry which determines the power level at which a cell can 
accept a charge, but also the method used to charge the battery. The method shown in 
Fig. 1.4(a) is called constant current - constant voltage (CC-CV), which is a common 
charging technique. The basic idea behind this technique is that the battery is charged 
with a constant maximum current, typically defined by the cell manufacturer, up to 
the cut-off voltage. Then, it is voltage is kept fixed and it is charged at this constant 
voltage until the current draw decreases to around one tenth of the peak current or 
less, which represents a full charge [24]. To increase the charge acceptance rate of the 
battery, multi-stage constant current - constant voltage (MCC-CV) has been proposed 




battery with one constant current level, several current steps are applied up to the cut-
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Fig. 1.4. The Li-ion battery charging techniques, (a) constant current-constant 
voltage, (b) multistage constant current-constant voltage. 
The above-described charging methods have limited transfer power capability 
due to polarization, which include ohm polarization, consistency polarization, and 
electrochemical polarization. New charging methods, which reduce the influence of 
polarization, and therefore increase the charge acceptance rate, are still being actively 
investigated and pursued. One approach which discharges the battery at specific time 
intervals during charging to increase the charging acceptance is proposed in [22]. 
This approach can be applied to both CC-CV and MCC-CV techniques in order to 
yield a better performance. A simplified example of the CC-CV method with negative 
pulses is represented in Fig. 1.5(a). Another approach proposed in [26] utilizes a 
variable pulse charge strategy. In this approach, the optimal pulse charge frequency is 
continuously determined to distribute ions in the electrolyte evenly. Between pulses, a 
variable rest period is applied to neutralize and diffuse the ions. This rest period is 




current acceptance for a given SOC in real time. A typical waveform of the variable 
frequency associated with pulse charging is shown in Fig. 1.5(b). Using this method 
charge rate can be increased In comparison with conventional CC-CV and fixed 








Fig. 1.5. Advanced fast charging techniques, (a) constant current –constant voltage with 
negative pulse, (b) variable frequency pulse charge [27]. 
1.3. Typical Energy Storage and Power Conversion Interfaces of EVs 
The typical power architecture of an EV is shown in Fig. 1.6. A high voltage 
(300 V~400 V) and high energy (tens of kWh) battery pack is installed onboard and 
functions as the energy storage unit. Besides, there are three main power electronic 
interfaces (PEIs), which are in charge of the power conversions. They are a) PEI for 





Fig. 1.6. General power architecture of an EV. 
The PEI for electric propelling primarily consists of a motor inverter and a 
bidirectional dc/dc converter. Two operation modes, propelling mode and 
regenerative braking mode, are associated with this interface. In propelling mode, 
energy is transferred from the battery pack to the electric machine. In regenerative 
braking mode, the electric machine functions as a generator. The retrieved power 
from braking is transferred back to the battery pack. The motor inverter operates as a 
rectifier. The optional bidirectional dc/dc converter is used to obtain control over 
charging and discharging of the battery as port of the PEI for electric propulsion [28].  
The PEI for onboard appliances is mainly a dc/dc converter. The dc/dc 
converter steps down the high voltage from battery pack (300 V~400 V) to 12 V to 
provide power to the onboard electric appliances, such as air conditioning, headlights, 
stereo systems, and etc. This converter must incorporate galvanic isolation to protect 




Energy flow in this PEI is unidirectional.  
The PEI for onboard charger is used to transfer power from the grid to charge 
the battery pack. Typically, this onboard charger consist of two stages: 1) first stage 
for ac/dc conversion and power factor correction; 2) second stage for dc/dc 
conversion and galvanic isolation [3]. Currently, all commercialized onboard chargers 
have unidirectional power flow from grid to vehicle. However, since most vehicles 
are parked an average of 95 percent of the time, it is claimed that batteries could be 
used to let power flow from the vehicle to the power lines and back [30]. In this 
emerging vehicle-to-grid (V2G) technology, onboard chargers are required to have 
bidirectional power flows capability. When the vehicle is in idle mode, the battery 
can feed power back to the grid [31]–[34].  










Fig. 1.7. (a) Typical block diagram of ac/dc PFC stage, (b) equivalent circuit model. 
The first stage ac/dc PFC converter typically consists of an EMI filter, 
rectifier, PFC converter, as well as a DC link capacitor [see Fig. 1.7(a)]. The PFC 
converter is controlled by a high frequency signal to regulate the ac line current to 




equivalent to a resistive load, as shown in Fig. 1.7(b), to eliminate the total harmonic 










Fig. 1.8. Typical configuration of isolated dc/dc topology. 
A typical second stage isolated dc/dc converter consists of a switching 
network, high frequency transformer, rectifier, and a low pass filter (see Fig. 1.8). For 
frequency modulated resonant converters, an additional resonant tank between 
switching network and high frequency is required.  
Four different switching networks are shown in Fig. 1.9. With the same dc 
link voltage and switch ratings, root mean square (RMS) output voltage of full bridge 
is twice of that of half bridge configuration. Therefore, the full bridge topology with 
the same switch ratings can be designed and utilized with two times higher output 
power capability. In order to achieve shorter charging time, higher power level is 
always desirable for onboard battery chargers. Consequently, only full-bridge 
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capacitor, (c) two switch forward, (d) full bridge. 
Four different rectifier networks are shown in Fig. 1.10. Half wave rectifier 
only utilizes half of the input voltage cycle, and does not provide a high power 
density. Current doubler rectifier and center-tapped rectifier are more suitable for low 
voltage and high current applications, respectively. The voltage rating of rectifier 
diodes must be higher than twice of the output voltage. However, onboard battery 
charging is associated with high battery pack voltage and relatively low charging 
current, where full bridge rectifier is more suitable. Consequently, only full-bridge 
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Fig. 1.10. Common rectifier networks, (a) center tapped rectifier, (b) current doubler 
rectifier, (c) half wave rectifier, (d) full bridge rectifier [35]. 
1.5. Challenges in Onboard Charger Design 
Typically, front-end ac/dc PFC stage is universal to different applications. 
While the second-stage isolated dc/dc converter is in charge of regulating the 
charger’s output voltage and current to fit the different SOCs of battery. This 
dissertation focuses on the research of both the front-end ac/dc conversion and the 
second stage isolated dc/dc conversion.  




onboard chargers is summarized in Table 1-3. 
Table 1-3 DOE technical targets on onboard charger[36] 
3.3 kW Charger 
Year Cost Size Weight Efficiency 
2010 $900-$1,000 6-9 liters 9-12 kg 90-92% 
2015 $600 4 liters 4 kg 93% 
2022 $330 3.5 liters 3.5 kg 94% 
In order to design an ultra-compact, and highly efficient onboard charging 
interface, following considerations must be taken into account: 
1) High switching frequency is desired to reduce the volume and weight; 
2) Both step-down and step-up operations should be realized to satisfy the 
wide output voltage range requirements; 
3) Zero-voltage-switching (ZVS) feature is desired to reduce the switching 
losses as well as high frequency electro-magnetic interference (EMI);  
4) A high-frequency transformer must be integrated to achieve galvanic 
isolation without compromising the size and weight; 
5) Conversion efficiency must be optimized across the full battery voltage 
ranges as well as different load conditions. 
However, it is a challenging task to satisfy all above-mentioned considerations 
simultaneously. As shown in Fig. 1.11, higher switching frequency is associated with 
smaller volt-second applied to the magnetic component. According to Eq. (1.1), the 




core loss and the switching loss increases with the increase of frequency. With higher 






Fig. 1.11. An arbitrary transformer primary voltage waveforms, illustrating the volt-






   (1.1) 
where l is the voltage second applied to the primary side of transformer; n is the 
number of primary turns; Ae is the effective cross section area of the magnetic core.  
In high switching frequency applications, MOSFET is preferred due to its fast 
switching speed and no tail current. In hard switching topologies, higher switching 
frequencies would lead to high stress and high EMI noise. Thus, soft switching 
techniques, which include zero voltage switching (ZVS) and zero current switching 
(ZCS), are desired. For MOSFETs, ZVS is more suitable due to the fact that 
operation with ZVS eliminates both body diode reverse recovery and semiconductor 
output capacitances from inducing switching loss in MOSFETs [37]. However, ZVS 
technique could lead to high circulating current and increased conduction losses. 




though ZVS operation is achievable in full loads; however, MOSFETs in the lagging 
leg might lose ZVS features in light load conditions.  
Another challenge comes from the wide voltage variation of the high voltage 
battery pack in the EV. Corresponding to the depleted SOC and full SOC, the voltage 
of battery pack varies from the cut off voltage to the charge voltage (e.g. 320V to 
420V). This means the dc/dc conversion stage must be able to be adapted to this wide 
voltage range. The pulse-width-modulation (PWM) topologies have the advantages of 
easy regulation of the output voltage in a wide range. However, they also have the 
disadvantages of incomplete ZVS range. Frequency modulated resonant topologies 
have a full ZVS range. However, the efficiency of resonant topologies can be only 
optimized in some specific output voltage.   
To overcome those challenges and to develop an ultra-compact, highly 
efficient onboard charging system, following components and technologies need to be 
addressed: 
1) Advanced magnetics material: The size of the magnetic component is 
constrained by the core loss associated with high switching frequency. In order to 
solve this problem, more advanced magnetics material with smaller core loss in 
higher switching frequencies must be adopted. 
2) Advanced packaging technique: Packaging is directly relevant to the size of 
the onboard charging system. Packaging techniques help to improve the space 




3) Advanced cooling technique: Heat sinks take a large portion of the 
charging system volume. The size of the heat sink is directly determined by the 
cooling technique. Generally, active cooling is better than passive cooling. The liquid 
cooling is preferred in the case of conventional Silicon based power electronic 
interfaces.  
4) Advanced switching power devices: Power losses from switching power 
devices such as MOSFETs and diodes take a large portion of the total system losses. 
Advanced power devices with low on resistances, high voltage ratings, faster 
switching speeds, and high operating temperature help reduce the power losses and 
the thermal stress.  
5) Advanced converter topologies and control methods: The converter 
topology determines the circuit performances such as ZVS feature, EMI, circulating 
current, conduction losses, and switching losses. An optimized circuit topology and 
control method would help optimize the overall circuit performance over the wide 
battery SOC range. 
This dissertation will mainly focus on the research of advanced converter 
topologies as well as control strategies using SiC power devices to optimize the 
overall power density and efficiency of the onboard charging system over the wide 
battery SOC range. 
1.6. Silicon Carbide Power Devices 




systems become more stringent, topological configurations and control methods alone 
is not sufficient to fulfill the performance targets [27].  Wide bandgap power devices 
are expected to open up new markets for power conversion in high-power, high-
temperature, and high-frequency applications where silicon (Si) technology is 
approaching its theoretical power limits [38]. Majority of industries including 
automotive and semiconductor device manufacturers are exploring the usage of wide 
band gap Silicon Carbide (SiC) and Gallium Nitride (GaN) power devices for power 
electronic based applications [39], [40].  
The electric properties of various semiconductors power devices are 
summarized in Table 1-4. The bandgap of SiC is approximately three times higher 
than Si. This increases the energy needed for an electron jumping from valence band 
to conduction band. Thus, the number of electron-hole pairs created due to 
temperature rise is significantly reduced. This makes SiC devices much more stable 
in high temperature and more suitable for high-temperature applications. Moreover, 
the thermal conductivity of SiC devices is much better than Si devices, which 
facilities heat dissipation and the heat sink size can be significantly reduced.   
Table 1-4 Electric properties of semiconductors 
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Another advantage of SiC devices is their higher electric breakdown field. As 
shown in Table 1-4, 4H-SiC has an order of magnitude higher breakdown field and 
higher temperature capability than conventional Si. This means for the same blocking 
layer dopant density, SiC device has over an order of magnitude higher voltage 
blocking capability. High voltage blocking capability brings the benefit of reduced 
leakage current and associated leakage losses. On the other hand, for a desired 
breakdown voltage, SiC device has an order of magnitude lower blocking layer 
thickness [41]. Schottky didoes and MOSFETs are majority carries power devices. 
The on resistance of majority carrier power devices is inversely proportional to the 
blocking layer thickness, and proportional to the doping concentration. The reduced 
blocking layer thickness with increased doping concentration yield a SiC majority 
carrier devices much smaller on resistance compared to that of Si majority carrier 
devices[42]. Low on resistance brings the benefit of reduced conduction losses.  
As shown in Table 1-4, GaN has higher bandgap and breakdown field than 




performance, high breakdown voltage, and low on resistance. However, GaN power 
devices are not commercially available at over 200V, 12A power ratings, which 
makes them not commercially ready to be used in designing onboard chargers for the 
automotive industry. This dissertation will mainly focuses on design and optimization 
of onboard charger based on Si and SiC power devices. 
The parameters of three 600 V and 8 A power diodes are presented in Table 1-
5. In comparison with Si Schottky diode, the forward voltage drop of SiC Schottky 
diode is improved by 31%. The leakage current of SiC Schottky diode (50 A) is 
comparable with that of PiN Si diode (30 A), while significantly improved in 
comparison with Si Schottky diode (250 A). This improvement brings the benefit of 
reduced leakage losses. The most attracting feature of SiC Schottky diode is its zero 
reverse recovery. This eliminates the turning-off losses of the SiC Shottky diodes. 
The SiC diodes are the optimal options for ultra-high switching frequency 
applications. Specifically, applying SiC Schottky diodes in boost PFC stage results in 
zero reverse recovery losses and significantly reduced EMI. 
Table 1-5 Comparison of diodes parameters 
Part Number ETX0806 QH08TZ600 C3D08060A 
Material Si Si SiC 
Technology PiN Schottky Schottky 
Breakdown voltage (V)  600 600 600 
Average forward current IF (A) 8 8 8 
Forward voltage at IF, VF (V) 3.4 2.6 1.8 
Maximum Reverse current, R (A) 30 250 50 
Junction Capacitance, CT (pF) 6 25 39 
Reverse Recovery time, trr (ns) 14 11.1 0 
Price, (USD) 1.12 2.86 3.86 




The parameters of three 24 A power MOSFETs are summarized in Table 1-4. 
Super junction technology allows the thick drift region of a power MOSFET to be 
heavily doped. Therefore, the on resistance could be reduced without compromising 
the breakdown voltage [43]. As shown in the table, SiC power MOSFET has 
comparable on resistance with the Si super junction MOSFET. However, the voltage 
rating of SiC power MOSFET is twice of its Si counterpart. 
In comparison with regular 1.2 kV Si power MOSFET, the on resistance, 
input capacitance, and output capacitance of SiC MOSFET are reduced by 68%, 
88.9%, and 89.7%, respectively. Reduced on resistance, input capacitance and output 
capacitance bring the benefits of reduced conduction losses, gate driving losses and 
switching losses, respectively. The reverse recovery time and charge of body diode of 
SiC MOSFETs are reduced by 89.1%. Moreover, the fall time is reduced by 50%. 
This means faster switching speed can be achieved with SiC power MOSFET with 
the same voltage rating. The disadvantage of SiC power MOSFETs mainly comes 
from its high diode forward voltage drop. As shown in the table, the body diode of 
SiC MOSFET has three times higher forward voltage than Si MOSFET. This 
increases the conduction losses from the body diodes. Generally, the body diodes 
should be avoided to reduce the associated conduction losses. 
Table 1-6 Comparison of MOSFETs parameters 
Part Number IPB60R160C6 APT24M120L CMF10120D 







Drain-source voltage, VDS(V)  650 1200 1200 
Drain current at 25oC ID (A) 24 24 24 





Input capacitance, Ciss (pF) 1660 8370 928 
Output capacitance, Coss (pF) 314 615 63 
Fall time, tf (ns) 8 42 21 
Rise time, trise(ns) 13 27 34 
Body diode forward voltage, VF 
(V) 
0.9@11.3A 1V@12A 3.5V@5A 
Body diode reverse recovery 
time, trr (ns) 
460 1270 138 
Body diode reverse recovery 
charge, Qrr (nC)  
8200 30000 97 
Price, (USD) 4.61 20.2 16.67 
*Price data is based on digikey as of July 2013 and is subject to change. 
 
1.7. Intellectual Merit and List of Contributions 
This dissertation focuses on how to achieve both the efficiency optimization 
over the wide voltage range and the capability to charge the deeply depleted battery 
packs simultaneously. We mainly concentrated on the perspectives of power 
electronics topologies, and control methodologies using SiC power semiconductors. 
The proposed efficiency enhancement technique can be extended to higher power 
level and will have a profound impact on the deployment of next generation PEVs.  
The contributions of this work are listed as below.  
1) We conducted a comprehensive literature review on the PEV onboard 
charging. 
2) We proposed a new methodology to effectively evaluate the charging 
performances of resonant topologies. 




interleaved Boost PFC and full bridge LLC topologies.  
4) We proposed a novel maximum efficiency point tracking technique for 
LLC based chargers. Using this proposed technique, we make the dc link voltage 
follow the battery voltage, so that the LLC converter is always operating in the 
vicinity of its resonant frequency, where the circuit losses are minimized. An 
efficiency improvement of 2.1% at the heaviest load condition and 9.1% at the 
lightest load condition for LLC conversion stage are demonstrated experimentally. 
This is the main engineering contribution of this work.  
5) We proposed and developed a novel SiC based level 2 charger based on 
SEPIC PFC stage and maximum efficiency point tracking technique for LLC 
converter. For the first time, we achieved both the efficiency optimization over the 
wide voltage range and the capability to charge the deeply depleted battery pack 
simultaneously. The developed loss evaluation methodology, control technique, and 
design philosophy are modeled and validated mathematically. This is the main 
theoretical contribution of this work.  
1.8. Outline of Dissertation 
This dissertation consists of eight chapters. 
Chapter 1 is the introduction. 
In chapter 2, states of the art of isolated charger topologies are reviewed and 




boost, and interleaved boost) are discussed and compared comprehensively for the 
front-end ac/dc PFC applications. For the second stage dc/dc conversion, different 
isolated dc/dc topologies are investigated for PEV battery charging applications. A 
comprehensive comparison is made between conventional full bridge isolated PWM 
buck converter, full bridge phase-shift PWM converter, full bridge series resonant 
pulse-frequency-modulation (PFM) converter, and full bridge LLC series parallel 
PFM converter.  
In chapter 3, a methodology is proposed to effectively evaluate the circuit 
performance of resonant topologies in battery charging applications. This 
methodology includes evaluating the battery voltage, charging current, as well as the 
input root mean square (RMS) current characteristics to design the resonant chargers 
and to compare the chargers’ performance. Using the proposed method, four full-
bridge isolated resonant chargers, which are rated at 3.2 kW and used to charge a 360 
V Li-ion battery pack, are designed and evaluated. Based on the analytical results, it 
is shown that the LLC charger takes the advantages of LCC and PRC chargers, while 
avoiding the drawbacks of SRC chargers. LLC can maintain better efficiency, voltage 
regulation, as well as short circuit protection performance over the full range of 
battery SOC. Thus, LLC could be chosen as a suitable candidate for PEV battery 
charging applications.  
In chapter 4, a level 2 onboard PEV battery charger is proposed. Interleaved 
boost topology is used in the first stage for PFC and THD reduction while reducing 




converter is employed to achieve high conversion efficiency over the full voltage 
range of the battery pack. The suitability and advantages of the proposed converter 
are discussed and design guidelines are provided through theoretical analyses for both 
interleaved boost and full bridge LLC topologies. As a case study, design 
considerations for a 1 kW level 2 charger, which converts 110 V, 60 Hz ac to battery 
voltage range of 320 V to 420 V are provided.  
The experimental results are presented for validation of simulations and 
analytical studies. The first stage interleaved boost converter demonstrates unity 
power factor operation at the rated power and achieves THD less than 4%. In the 
second stage LLC converter, the switching losses and conduction losses are optimized 
through operating the converter close to resonance frequency of the resonant tank. 
In chapter 5, a novel maximum efficiency point tracking technique is 
proposed for LLC based plug-in electric vehicle battery chargers. With this proposed 
technique, dc link voltage always follows the change of battery pack voltage; which 
ensures that an LLC converter is always operating at the primary resonant frequency. 
Detail modeling and losses analysis are provided for an LLC converter operating at 
the resonant frequency. According to the theoretical analysis, a guideline is detailed 
to design LLC converters operating at maximum efficiency point. The designed LLC 
converter is simulated, and the simulation results show that an LLC converter is able 
to provide 2.5% efficiency improvement at the heaviest load condition and 8.9% 
efficiency improvement in the lightest load condition.  




and an LLC topology is proposed. Proposed topology combination is able to charge 
the deeply depleted battery packs, whose voltage might goes down to 100 V. The 
maximum efficiency point tracking technique for the LLC topology is utilized to 
optimize the conversion efficiency of the charger. Since SEPIC topology owns the 
features of both boosting the input voltage and chopping the input voltage, it is 
utilized in the front-end power factor correction stage. A 3.3 kW charger prototype, 
which includes both the ac/dc and the isolated dc/dc stages, is designed to validate the 
proof of concept. Simulation results and experimental results demonstrate that the 
designed charger is able to maintain a wide dc link voltage range (100V-420V) while 
keeping the LLC converter operating at its maximum efficiency point.  
Chapter 7 concludes this dissertation. Contributions of this work are 
summarized in this chapter. The future work is also discussed. The future efforts 
would focus on three aspects. 1) Implement the interleaved SEPIC PFC converter 
using coupled inductors, so that the power level of the PFC stage can be increased. 2) 
Boost the switching frequency from around one hundred kilo Hz to higher than Mega 
Hz. So that the size of the passive components is able to be further reduced. 3) 






Chapter 2 State of The Art Isolated Battery Chargers 
2.1 Introduction 
In plug-in electric vehicles (PEVs), an ultra-compact, highly efficient onboard 
charger is desired. In order to achieve those targets, the converter topologies must be 
optimized for high voltage PEV battery charging applications.  
In PEV battery charging applications, the battery voltage and load condition 
vary in a wide range depending on the different state of charge (SOC) of the battery, 
as well as different battery types [44], [45]. Therefore, operating with maximum 
efficiency through reducing the conduction and switching losses over the full output 
voltage and load ranges is a challenging issue in PEV charger design.  
In comparison with conventional pulse width modulation (PWM) converters, 
frequency modulated resonant converters exhibit advantages such as (a) reduced 
switching losses and thus higher conversion efficiency, (b) capability to operate at 
higher switching frequency, which helps to reduce the size of magnetic components 
and thus to improve the power density, and (c) zero voltage switching feature, which 
can eliminate some sources of electromagnetic interference [37], [46]. Consequently, 
resonant dc/dc converters are deemed as a good candidate for front-end dc/dc 
conversion applications, which requires a constant output voltage [35], [47], [48].  
In this chapter, state of the art ac/dc PFC and isolated dc/dc topologies are 
reviewed for PEV battery charging applications. This chapter is organized as follows; 




well as interleaved boost topologies in the power level of level 2 charging. In section 
2.3, four different isolated full bridge dc/dc topologies are analyzed, discussed, and 
compared for PEV battery charging applications. Finally, Section 2.4 summarizes the 
study and features the benefits based on the achieved results. 
2.2 Review of Front End ac/dc PFC Topologies 
Front end ac/dc converter is a critical component of PEV charger. Proper 
selection of the topology is essential to meet the regulatory requirements for input 
current harmonics, output voltage regulation and implementation of power factor 
correction [49]–[52].  
Boost topology and its derivatives are widely used for ac/dc PFC purposes 
[53]. In comparison with operation in continuous conduction mode (CCM), boost 
converter operating in discontinuous mode (DCM) would have smaller switching 
losses. However, for high power level, operation in DCM means large current stress 
to circuit components. Therefore, only CCM is considered for high power PEV 
battery charging applications. Conventional boost topology, bridgeless boost 
topology, as well as interleaved boost topology are reviewed for application in ac/dc 
















Fig. 2.1. Single phase boost PFC converter. 
Fig. 2.1 shows the schematic of a single phase boost PFC converter. A diode 
bridge is utilized to rectify the ac voltage from the grid to dc; a boost converter is 
followed to correct the power factor. In comparison with interleaved topology, the 
ripple current of the filter capacitor is pretty high [54]. The main limitation of 
conventional boost PFC converter is the high conduction losses due to the current 
flow through the semiconductor devices [27]. The high frequency operation makes 
the reverse recovery losses from the boost diode a big concern. Utilizing SiC 
Schottky diodes could alleviate the reverse recovery problems to some extent. 
However, this also increase the total cost. Moreover, in high power level, the high 
peak current of the inductor in DCM is associated with bulky magnetic component. 













Fig. 2.2. Bridgeless PFC boost converter. 
Fig. 2.2 shows the schematic of bridgeless PFC boost converter. In 
comparison with conventional boost PFC converter, bridgeless topology gets rid of 
the diode bridge while keep the boost feature. Consequently, the loss associated with 
diode rectifier bridge is reduced, which makes it suitable to be applied to higher 
power level. However, bridgeless configuration brings problems of high EMI [55], 
[56]. Besides, the floating input line makes it impossible to sense the input voltage 
without a low frequency transformer or an optical coupler. In order to sense the input 
current, complex circuit is necessary to sense the current in the MOSFET and diode 
separately [52], [57]. Moreover, in high power level, the high peak current of the 
inductor is also associated with bulky magnetic components.  
















Fig. 2.3. Interleaved PFC boost converter. 
Fig. 2.3 shows the schematic of interleaved PFC boost converter. In two phase 
interleaved topology, two boost converters are in parallel and operated with 180 
degree phase difference. The input current equals to the summation of both inductor 




each other. Thus, the high frequency input current ripple could be significantly 
reduced, so that the size of input EMI filter could be reduced[58], [59]. Moreover, the 
power of the converter is evenly shared between those two boost legs, thus the current 
stress on the circuit components are reduced by half.  
 Performance comparison of three different PFC topologies are summarized in 
Table 2-1. As shown in Table 2-1, interleaved boost PFC topology has the best 
overall performance in high power applications.  
Table 2-1 Comparison of ac/dc PFC topologies for PEV battery charging [52] 




Power level Low Medium High 
EMI/Noise Fair Poor Best 
Capacitor ripple High High Low 
Input current 
ripple 
High High Low 
Magnetic Size Large Medium Small 
Efficiency Poor Good Good 
Cost Low Medium Medium 
2.3 Review of Second Stage Isolated dc/dc Topologies 
























































Fig. 2.5. Waveforms of full bridge isolated buck converter. 
The schematic and the simulated waveforms of full bridge isolated buck 
converter in PEV battery charging application is shown in figures 2.4 and 2.5, 
respectively. In continuous conduction mode (CCM), the relationship between input 
and output voltages is specified in Eq. (2.1).  
 
bat dcV nDV  
(2.1) 
According to Eq. (2.1), it is easy to regulate the output voltage by controlling 
the duty cycle, D. The boost behavior required by battery charger could be achieved 
by appropriately designing the turns ratio of the transformer, n. In light load condition, 
which corresponds to the high SOC, the converter could switch to discontinuous 
conduction mode (DCM). In DCM mode, the MOSFETs are turned on at ZVS. 
It should be noted that in CCM mode the MOSFETs of full bridge isolated 




high switching losses and EMI problems, which greatly constrain the switching 
frequency. Moreover, in time interval (DTs, Ts], current in magnetic inductor 
circulates in the primary side of the magnetic core. This causes high conduction 
losses.   
































Fig. 2.7. Waveforms of full bridge phase-shift converter. 
Full bridge phase-shift converter is one of the most popular topologies in the 




The schematic and simulated waveforms of full bridge phase-shift converter is shown 
in Fig. 2.6 and Fig. 2.7, respectively. In full bridge phase-shift converter, the primary 
side MOSFETs are turned on with ZVS; and the body diodes are turned off with ZCS. 
Output voltage is regulated by the duty cycle and is easy to control. Besides, control 
of full bridge phase-shift topology is easy to implement in comparison with its PFM 
resonant counterpart [65].  The relationship between input and output voltages is 





















   (2.3) 
where, RL is the equivalent load resistance, which is equal to battery voltage over 
charging current. 
However, in PEV battery charging applications, the output power range is 
wide. In light load condition, limited energy is stored in Lr. This makes the 
MOSFETs in the lagging leg lose ZVS features [65]. Moreover, in the time intervals 
when either both upper switches are on or both lower switches are on, the circulating 
power is high and would cause higher conduction losses. Besides, the turning off of 
secondary diodes would cause high voltage overshoots and oscillations due to the 

























Fig. 2.8. Full bridge SRC PFM converter. 
Full bridge series resonant converter (FB-SRC) is another candidate for 
isolated dc/dc conversion [44]. Schematic of full bridge series resonant converter is 
shown in Fig. 2.8. With the switching frequency higher than the resonant frequency 
of Lr and Cr, the primary side power MOSFETs are turned on with ZVS, and 
freewheeling diodes are turned off with ZCS. This ZVS feature is irreverent to 
different load conditions. One of the most attractive features of FB-SRC is that its 
circulating losses are very low. Moreover, FB-SRC has good short circuit protection 
performances; short circuit current could be easily regulated by boost the switching 
frequency [66]. The relationship between output voltage and input voltage is 














However, the critical defect of FB-SRC lies in its unacceptable poor voltage 
regulation performance in light load condition. Slight perturbation from input voltage 
causes large scale of frequency shift. This makes it hard to regulate the voltage and 




diodes are turned off with very high di/dt, which corresponds to big reverse recovery 
losses.  
2.3.4 Full Bridge LLC Resonant Converter 
Full bridge LLC resonant converter has been proved to be one of the most 
suitable candidates for dc/dc conversion in applications, which require constant 
output voltage [67]–[70]. When the input impedance is inductive, turning on of 
primary MOSFETs and turning off of freewheeling didoes are ZVS and ZCS, 
respectively. When the switching frequency is smaller than fp, which is the resonant 
























When switching frequency is smaller than fp, and the input impedance is still 
inductive, circulating losses of FB-LLC are higher than FB-SRC, but much smaller 































The performances of FB-Buck, FB-FS, FB-SRC, and FB-LLC topologies are 
summarized in Table 2-2. 















Modulation method PWM PWM PFM PFM 
Additional filter inductor on 
secondary side 
Yes No No No 
Short circuit protection 
performance 
Bad Bad Good Good 
Primary MOSFETs 




Low, ZVS Low, ZVS 
Low, 
ZVS 
Secondary diodes switching 








Harmonics distortion in 
normal load 
High Low Low Low 
Light load circulating losses  Low High Low Moderate 




Voltage regulation capability 
at light load 
Good Good Poor Good 
2.4 Summary 
In this chapter, three different boost type converters (conventional boost, 
bridgeless boost, and interleaved boost) are discussed and compared comprehensively 
for the front end ac/dc PFC applications. For the second stage dc/dc conversion, 
different isolated dc/dc topologies are investigated for PEV battery charging 
applications. A comprehensive comparison is made between conventional full bridge 
isolated PWM buck converter, full bridge phase-shift PWM converter, full bridge 




Chapter 3 Comprehensive Topological Analyses of Isolated 
Resonant Converters in PEV Battery Charging Applications 
3.1 Introduction 
In onboard plug-in electric vehicle (PEV) battery chargers, an ultra-compact, 
highly efficient isolated dc/dc converter is desired for battery current regulation and 
galvanic isolation.  
In comparison with conventional pulse width modulation (PWM) converters, 
frequency modulated resonant converters exhibit advantages such as (a) reduced 
switching losses and thus higher conversion efficiency, (b) capability to operate at 
higher switching frequency, which helps to reduce the size of magnetic components 
and thus to improve the power density, and (c) zero-voltage switching feature, which 
can eliminate some sources of electromagnetic interference [37], [46]. Consequently, 
resonant dc/dc converters are deemed as a good candidate for front-end dc/dc 
conversion applications, which requires a constant output voltage [35], [47], [48].  
Based on the differences in the resonant tank and its relationship with the 
load, resonant dc/dc topologies are classified into four categories, (a) series resonant 
converter (SRC), (b) parallel resonant converter (PRC), (c) LCC series-parallel 
resonant converter (LCC), and (d) LLC series-parallel resonant converter (LLC). Fig. 
3.1 illustrates these four types of isolated half-bridge resonant topologies, which may 










































































Fig. 3.1. Isolated resonant topologies in battery charging applications. (a) Series 
resonant converter (SRC). (b) Parallel resonant converter (PRC). (c) LCC series-
parallel resonant converter (LCC). (d)  LLC series-parallel resonant converter (LLC). 




LCC, and LLC) are investigated and evaluated for PEV battery charging applications. 
It is shown that that LLC could maintain good efficiency performance over a wide 
range of battery SOCs.  
This chapter is organized as follows: Section 3.2 details the analysis 
methodology of resonant converters. Section 3.3 explains the charging profiles of a 
Li-ion battery pack. Section 3.4 illustrates the basic design and comparison 
considerations of resonant converters. In Section 3.5, the resonant converters in PEV 
battery charging applications are compared. Finally, Section 3.6 summarizes the 
study and features the benefits based on the achieved results. 
3.2 Circuit Modeling and Analyses of Resonant Converters 
As demonstrated in Fig. 3.1, each topology consists of four parts: (a) a dc 
voltage source and switch network, which operate as a square wave generator, (b) a 
resonant tank, (c) a transformer and full bridge rectifier, and (d) a low-pass filter 
network and dc load, which is a battery pack.  
3.2.1 Circuit Modeling 
According to Fourier Series, the square wave, vin(t), contains dc component, 
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     (3.1) 
where, fs is the switching frequency and also the frequency of first harmonic 




resonant frequency of the resonant tank, fp, is the resonant frequency between Lr and 








  (3.2) 
In order to optimize the conversion efficiency, fp is tuned to be close to 
desired switching frequency. Thus, the resonant tank works like a filter, which filters 
the higher odd harmonics of vin(t). To simplify the analysis, only the response of first 
harmonic is considered in the circuit analysis. This approach is named first harmonic 
approximation.  
Using first harmonic approximation, the network consists of transformer, full 
bridge rectifier, low-pass filter, and dc load (battery) could be modeled as an ac 
resistor. By calculating the root mean square values of its input voltage and current, 










    (3.3) 
where, n is the turns ratio of the center-tapped transformer, Vbat and Ibat are the battery 
voltage and charging current, respectively. Detailed derivations will be provided in 
chapter 4. 
By using the first harmonic approximation, and the equivalent load resistance 
Rac, the circuit models of resonant converters are plotted in Fig. 3.2, where vin,1(t), 
iin,1(t), vp,1(t), and ip,1(t) denote the first harmonic components of input voltage vin(t), 
input current iin(t), voltage of the primary side of transformer vp(t) and the current of 



































Fig. 3.2. Ac equivalent models of resonant converters. (a) SRC. (b) PRC. (c) LCC. 
(d)  LLC. 
3.2.2 Dc Voltage and Current Characteristics  
According to the ac equivalent models shown in Fig. 3.2, the normalized 
































  (3.6) 
where, Zl and Zin are the input and load impedance of the ac equivalent model. 
Accepting the accuracy of first harmonic approximation, the battery voltage, 
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  (3.9) 
The dc voltage and current characteristics are critical figure of merits in 
analyzing the circuit performance in battery charging applications. 
3.2.3 Capacitive and Inductive Operations 
The input impedance of the resonant circuit, Zin, could be capacitive or 
inductive. Due to the filtering effect of the resonant tank, the input current, iin(t), is 
approximated as a sinusoidal function. The waveforms of input voltage vin(t), and its 
first harmonic component vin1(t), as well as iin(t)  are plotted in Fig. 3.3.  
Fig. 3.3(a) shows the circuit operation in capacitive region. Zin is capacitive, 
iin(t) leads vin(t) with certain phase difference . As seen in the figure, the turn-off 
process of switches (S1-S4) is soft switching. However, the turn-on process of 
switches, and the turn-off process of freewheeling diodes (DS1-DS4) are both hard 
switching. The reverse recovery process of freewheeling diodes leads to significant 
switching losses. Consequently, the freewheeling diodes must have good reverse-
recovery characteristics to avoid large reverse spikes flowing through the switches, 
and to minimize the diode turn-off losses. In capacitive operation, MOSFETs in high 
switching frequency applications are not suitable as the primary switches. It is 









































































Fig. 3.3. Switching output waveforms in continuous conduction mode for resonant 
converters with (a) capacitive Zin, and (b) inductive Zin. 
Fig. 3.3(b) illustrates the circuit operation in inductive region. Zin is inductive, 
iin(t) lags vin(t) with certain phase difference 2. As seen in the figure, the turn-on 
process of switches, and the turn-off process of freewheeling diodes are both soft 
switching. However, the turn-off process of switches is hard switching. The reverse 
recovery losses from the freewheeling diodes are eliminated. The freewheeling diodes 
do not need to have very fast reverse-recovery characteristics. Thus, MOSFETs are 
suitable as primary switches in high switching frequency applications. Moreover, by 




the switches could be eliminated.  
Operating the converter in high switching frequency would reduce the size of 
energy storage components and effectively improve the energy density of the 
converter. Therefore, only MOSFETs in high frequency application and inductive 
operations are considered in the following analyses. 
SRC and PRC are single resonance converters. fp is the only resonance 
frequency of the resonant circuit. LCC has two resonance frequencies. fp is the 
frequency of the primary resonance. fs,LCC is the frequency of the secondary resonance 



















r r p r p
f




Similar to LCC, LLC also has two resonance frequencies. fp is the frequency 
of the primary resonance. fs,LLC is the frequency of the secondary resonance between 













To illustrate different load conditions, quality factor Q is introduced. Q is 










  (3.13) 
Large Q corresponds to small load resistance and heavy load condition. On 
the contrary, small Q corresponds to large load resistance and light load condition.  
3.3 Charging Profile of Li-ion Battery 
A battery cell is an electrochemical unit, which stores chemical energy and 
converts it to electrical energy. Among suitable batteries for PEVs [4], Li-ion 
batteries have the advantage of higher energy densities, no memory effect, and only a 
slow loss of charge when not in use [72].Thus, Li-ion batteries are growing in 
popularity for PEV applications. In this chapter, Li-ion battery is used as a case study 
to investigate the performance of resonance charger topologies.  
Constant current (CC) and constant voltage (CC) charging is a commonly 
used charging strategy, which achieves fast charging while avoiding battery 
performance degradation [73]. Fig. 3.4 provides the charging characteristic of a single 
Li-ion battery cell. The battery cell has 3.6 V nominal voltage, and 2350 mAh 
capacity. A depleted battery is firstly charged with CC mode, and the voltage begins 
to increase. When the voltage reaches 4.2 V, the charging enters into CV mode, and 
the current begins to decrease. In the intersection between the CC mode and CV 



















































Fig. 3.4. Charging characteristics of a Li-ion battery cell. 
Based on the charging data of single battery cell, the charging profile of a Li-
ion battery pack could be obtained, as plotted in Fig. 3.5. The charging power of this 
battery pack is rated at 3.2 kW. In the charging process, battery on the load side could 











































Fig. 3.5. Charging profile of a 360 V Li-ion battery pack rated at 3.2 kW. 
According to Fig. 3.5, there are four key points in the charging process. Begin 
point and end point correspond to the beginning and end of the charging process, 
respectively. At nominal point, the battery voltage is equal to the nominal voltage of 




Parameters of those four key points are summarized in Table 3-1. The quality factors 
could be easily calculated based on Eq. (3.10).  
Table 3-1 Key points in the 3.2 kW charging profile of the PEV battery pack 
Parameter Begin Point Nominal point Turning point End point 
Vbat 320V 360V 420V 420V 
Ibat 7.56A 7.56A 7.56A 0.56A 
P 2.4kW 2.7kW 3.2kW 0.24kW 
RL 42.3 47.6 55.6 750 
 
In the following sections, the analyses of resonant converter topologies are 
based on the charging profile of this 360 V Li-ion battery pack.  
3.4 Basic Design and Comparison Considerations 
For the convenience of comparison, the dc link voltages and primary 
resonance frequencies are designed to be 300 V, and 200 kHz, respectively. MOSFTs 
are chosen as the primary switches. Thus, all the converters are designed to operate in 
inductive region.  
According to previous analysis, in inductive operation, the turn-on of 
MOSFETs and the turn-off of freewheeling diodes are lossless. Besides, negligible 
losses are associated with the turn-on process of power diodes [37]. Hence, the 
dominant losses in inductive operation are conduction losses. Conduction losses are 
determined by the circulating energy in the resonant tank. High circulating energy in 
the resonant tank corresponds to high conduction loss. The circuit circulating power 
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    (3.14) 
By comparing the circulating power in the circuit, we are able to compare the 
related conduction losses in the converters.  
At fp, Lr and Cr resonate, and resonance impedance is zero. Thus, the 
circulating energy and consequently the conduction losses in Lr and Cr are minimized. 
However, with the increase of switching frequency (higher than fp), the impedance of 
the resonant tank would increase. Thus, more energy would be circulated in the 
resonant tank instead of being transferred to the output [35]. The increased circulating 
energy increases the conduction losses and deteriorates the conversion efficiency. 
Usually, operating the converter in inductive region and closer to fp would have 
smaller conduction losses and thus higher conversion efficiency.  
Since the turn-off of MOSFETs is hard switching, the related switching losses 
are the second important source of converter losses. The switching losses in the 
semiconductor devices are proportional to the switching frequency. High switching 
frequency corresponds to high turning-off losses from the MOSFETs. 
In this specific battery charging applications, the switching frequency at 
“nominal point” is designed to be close to fp. Thus, operating close to “nominal point” 
incurs both small conduction losses and small switching losses. The worst conversion 
efficiency corresponds to the “end point”, which has lightest load condition and 




to optimize the circuit performance at the “end point”, where the highest conduction 
losses and switching losses are expected. 
Another important performance parameter of resonant converter is its short 
circuit protection capability. When short circuit happens, the power management 
module would boost the switching frequency to a higher value. Thus, the input 
impedance of the resonant tank would increase, which would limit the short circuit 
current.  
Based on the aforementioned considerations, the aforementioned full bridge 
isolated resonant converters are designed and compared. Parameters of these circuits 
are provided in Table 3-2. Comparisons are made in Section 3.5.  
Table 3-2 Parameters of designed resonant chargers 
Parameter SRC PRC LCC LLC 
n:1 2/3 2 1.1 1 
Cr 10nF 15nF 15nF 15nF 
Lr 63.3H 42.2H 42.2H 42.2H 
Cp n/a n/a 14nF n/a 











3.5 Comparison of Resonant Converters in PEV Battery Charging Applications 
3.5.1 Series Resonant Charger 
Based on equations (3.7-3.9), the dc voltage and current characteristics of the 
SRC PEV battery charger are plotted in Fig. 3.6. Five curves correspond to five load 




short circuit condition. As seen in the figure, at fp, SRC has the maximum voltage 
gain and operates as a constant voltage source. This is because the impedance of Lr 
and Cr is zero at fp. The load voltage is equal to the input voltage. In order to provide 
some gain margin, this voltage is designed to be slightly higher than 420 V. With 
switching frequency higher than fp, the impedance of the Lr dominates the impedance 
of the resonant tank, which makes the circuit inductive. 
In CC charging mode, the switching frequency shifts from 219.9 kHz to 212.2 
kHz. This means low circulating energy in the resonant tank and small conduction 















































































































































The second advantage of SRC battery charger is its good short circuit 
protection performance. As seen in Fig. 3.6, since the curve current at QSC is steep, it 
is easy to boost the switching frequency to control the short circuit current.  
Since the load is series with the resonant tank, the current flowing through the 
load is equal to the current circulating in the resonant tank. This makes the circuiting 
power in the resonant tank small in CV mode. Thus, the conduction losses are also 
small. Let’s takes the “end point” as an example. At “end point”, switching frequency 
goes to 370 kHz while input rms current is 0.93 A. Since the impedance of Lr 
dominates the impedance of the resonant tank, circulating power could be 
approximated as,  
 
2
, 84.9c in rms rP i j L VA   (3.15) 
This value is small In comparison with other topologies.  
However, the critical defect of SRC lies in its unacceptable poor voltage 
regulation performance in light load condition. In light load condition, the slope of 
voltage curve is extremely small, which makes it hard to regulate the voltage. 
Moreover, since the switching frequency is moved to a large value, this makes 
SRC suffer from high switching losses in CV charging mode. As a result, SRC is not 
a good candidate for PEV battery charger.  
3.5.2 Parallel Resonant Charger 




charger are plotted in Fig. 3.7. As seen in the figure, at fp, PRC has the highest voltage 
gain in inductive region. The charging current is constant at fp. In order to provide 
some margin, this current is designed to be slightly higher than 7.56 A. With 
switching frequency higher than fp, the impedance of the Lr dominates the impedance 









































































































































Fig. 3.7. Dc voltage and current characteristics of the PRC charger. 
In CC charging mode, the operating frequency shifts from 221 kHz to 217 
kHz. This means low circulating energy in the resonant tank and small conduction 





PRC battery charger also has good short circuit protection performance. When 
the short circuit happens, the input current would be limited by the impedance of Lr. 
As can be seen in Fig. 3.7, in inductive region, the short circuit current is always 
smaller than the constant current at fp.  
In constant voltage charging, the operating frequency shifts from 217 kHz to 
233 kHz. As could be observed in Fig. 3.7, the input current is relatively independent 
on the load condition. This is the main disadvantage of PRC. This characteristic 
incurs its poor performance in light load or small quality factor condition. Let’s take 
the “end point” as a simple example. At “end point”, switching frequency is shifted to 
233 kHz while input rms current is 16.6A. Since impedance of Lr dominates 
impedance of the resonant tank, circulating power could be approximated as, 
 
2
, =17.0c in rms rP i j L kVA  (3.16) 
This value is much larger than that of SRC. Thus, most of the current is 
circulating in the resonant tank and does not contribute to the power delivered to the 
load. This means high conduction losses and low conversion efficiency. Consequently, 
PRC is not a good candidate for PEV battery charger.  
3.5.3 LCC Series-parallel Charger 
The dc voltage and current characteristics of the LCC PEV battery charger are 




capacitive regions, LCC converter has the peak voltage gain. At fp, LCC converter 
operates as a constant voltage source. While at fs,LCC, LCC converter operates as a 
constant current source. In inductive region and within the same load line, both the 
voltage gain and transconductance decrease with the increase of switching frequency.  
LCC is capacitive if the converter is operating below fp, and is inductive if the 
converter is operating above fs,LCC. In between fp and fs,LCC, capacitive or inductive 
nature of input impedance is determined by the load condition. In inductive region, 
the impedance of the Lr dominates the impedance of the resonant tank. 











































































































































In CC charging mode, switching frequency shifts from 277 kHz to 276.9 kHz. 
This means the voltage is very sensitive to the load variation in CC charging mode. In 
comparison with PRC circuit, this frequency is further away from fp. This means LCC 
converter has relatively high circulating energy in the resonant tank and large 
conduction losses in CC charging mode.  
LCC battery charger also has good short circuit performance. When the short 
circuit happens, the input current is limited by the impedance of the inductance. As 
seen in Fig. 3.8(b), it is easy to limit the short circuit current by slightly boosting the 
switching frequency.  
In CV charging mode, the operating frequency shifts from 276.9 kHz to 325.3 
kHz. Similar to PRC, LLC also suffers from its poor performance in light load 
condition. This could be observed in Fig. 3.8. Let’s take the “end point” as a simple 
example. At “end point”, switching frequency goes to 325.3 kHz while input rms 
current is 12.78A. Since the impedance of Lr dominates the impedance of the resonant 
tank, the circulating power could be approximated as, 
 
2
, 14.1c in rms rP i j L kVA   (3.17) 
This value is much larger than that of SRC and around the same level as that 
of PRC. Most of the current is circulating in the resonant tank and does not contribute 
to the power delivered to the load. This means high conduction losses and low 
conversion efficiency.  




behaves like a PRC converter. This is because at this condition, the impedance of Lr 
is much larger than the impedance of Cr, which makes Lr and Cr behave like an 
inductor. This explains why LCC circuit has the same problem as PRC circuit in light 
load condition. Hence, LCC is not a good candidate for PEV battery charger.  
3.5.4 LLC Series-parallel Charger 
The dc voltage and current characteristics of the LLC PEV battery charger are 
plotted in Fig. 3.9. As seen from the figure, in the boundary between inductive and 
capacitive regions, LLC converter has the peak charging current. At fp, LLC converter 
operates as a constant voltage source. While at fs,LLC, LLC converter operates as a 
constant current source. In inductive region and within the same load line, both the 
voltage gain and transconductance decrease with the increase of switching frequency.  
LLC is capacitive if the converter is operating below fs,LLC, and is inductive if 
the converter is operating above fp. In between fs,LLC and fp, capacitive or inductive are 
determined by the load condition. In inductive region, the impedances of the Lr and 
Lm dominate the impedance of the resonant tank. 
In CC charging mode, the switching frequency shifts from 193.3 kHz to 168 
kHz. In comparison with LCC circuit, this frequency is smaller and closer to fp. This 
means LLC has relatively smaller circulating energy in the resonant tank and smaller 
conduction losses in CC charging mode than LCC. In CV charging, the operating 
frequency shifts from 276.9 kHz to 325.3 kHz. At light load condition, the slope of 
voltage curve is still big, which makes it easy to regulate the output voltage. This 




















































































































































Fig. 3.9. Dc voltage and current characteristics of the LLC charger. 
The short circuit performance of LLC is not as good as the other three 
resonant converters, but it is sufficient to control the short circuit current. This is 
because beyond fp, the impedance of inductors is large enough to regulate the short 
circuit current. As seen in Fig. 3.9(b), by boosting the switching frequency, the short 
circuit current could be successfully reduced to normal level. 
The performance in light load condition of LLC is much better than PRC and 
LCC. This could be observed in Fig. 3.9. Let’s take the “end point” as a simple 
example. At “end point”, switching frequency goes to 176.3 kHz while input current 
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    (3.18) 
This value is much smaller than that of PRC and LCC. This means much less 
conduction losses and higher conversion efficiency in CV charging mode.  
Moreover, the switching frequency of LLC is much smaller than the other 
three topologies in the full load range. This means the LLC has the smallest switching 
losses among those four resonant converters.  
The performances of SRC, PRC, LCC, and LLC chargers are summarized in 
Table 3-3. It is clear that LLC has good performance in the full range of battery SOC. 
Thus, LLC is a more suitable candidate for PEV battery chargers.  
Table 3-3 Comparison of resonant converters in PEV charging applications 
Performance SRC PRC LCC LLC 
Voltage regulation 
capability at high SOC 
Bad Good Good Good 
Additional filter 
inductor on secondary 
side 
No Yes Yes No 
Frequency range in 









Efficiency in CC 
charging mode 




Very good Very good Very good Good 
Frequency range in 








Circulating energy at 
highest SOC 
84.9 VA 17.0 kVA 14.1 kVA 1.79 kVA 
Conduction losses in 
CV charging mode 
Very small Very large Very large Small 




CV charging mode 
Efficiency in CV 
charging mode 
Moderate Low Low Moderate 
3.6 Summary 
In this chapter, four resonant topologies (SRC, PRC, LCC, and LLC) are 
analyzed and compared in terms of their performance characteristics for PEV battery 
charging applications. A new methodology is proposed to effectively evaluate the 
circuit performance in battery charging applications. This methodology includes 
evaluating the battery voltage, charging current, as well as the input rms current 
characteristics to design the resonant chargers and to compare the chargers’ 
performance. 
Using the proposed method, four full bridge isolated resonant chargers, which 
are rated at 3.2 kW and used to charge a 360 V Li-ion battery pack, are designed and 
evaluated.  Based on the analytical results, it is shown that LLC charger takes the 
advantages of LCC and PRC chargers, while avoiding the drawbacks of SRC 
chargers. LLC could maintain better efficiency, voltage regulation, as well as short 
circuit protection performance over the full range of battery SOC. Thus, LLC could 




Chapter 4 Design and Analysis of a Full Bridge LLC Based 
PEV Charger Optimized for Wide Battery Voltage Range 
4.1 Introduction 
High power density, high conversion efficiency, high power factor, and low 
THD are the desired features expected from onboard plug-in electric vehicle (PEV) 
battery chargers [74]–[76]. Fig. 4.1 shows the general power electronics architecture 
of a typical onboard PEV battery charger. The system consists of a front-end ac/dc 
converter used for rectification at unity power factor, and a second stage dc/dc 
converter responsible for battery current regulation and providing galvanic isolation 























Fig. 4.1. General system architecture of a battery charger. 
Boost converter is the common front-end PFC interface due to its simple 
structure, good THD reduction performance, and unity power factor operation 
capability [78]. However, the volume of the converter tends to increase with the 
increase of charging power. Moreover, high root mean square (rms) current in the dc 
link capacitors would generate high power loss and significantly reduce the 




value to reduce the ripples in the input current for better THD performance, would 
considerably increase as the charging power increases [79]. This results in a large-
volume inductor core and wire size. In comparison with single phase boost PFC 
converter, the interleaved boost topology has the benefits of reduced overall volume 
and improved power density [80]–[82].  
In the dc/dc isolation stage, resonant converters are preferable at high voltage 
and high power PEV battery charging applications. In particular, multi-resonance 
based LLC topology has several advantages over other resonant topologies, such as 
(a) good voltage regulation performance at light load condition, (b) the ability to 
operate with zero voltage switching (ZVS) over wide load ranges, (c) no diode 
reverse recovery losses through soft commutation, (d) low voltage stress on the 
output diodes, and (e) having only a capacitor as the output filter compared to the 
conventional LC filters [83], [84]. Despite these advantages, operating the circuit at 
the maximum efficiency considering the conduction and switching losses over the full 
output voltage ranges remains as a challenging issue, as the battery voltage varies in a 
wide range depending on the different state-of-charge (SOC) [45], [85], [86]. 
In this chapter, an onboard PEV charger topology consisting of an interleaved 
boost PFC rectifier followed by an LLC multi-resonant dc/dc converter is proposed. 
Both the interleaved boost PFC and the full-bridge LLC stages are extendable to 
much higher power levels with high power density and conversion efficiency. The 
proposed charger design is optimized for a wide voltage range (320V-420V) in a 




components, to achieve the maximum overall efficiency, is addressed in detail. In 
addition, circumstantial loss analysis is addressed to evaluate the LLC converter’s 






































Fig. 4.2. Schematic of proposed interleaved level 2 isolated onboard charger. 
4.2 General Boost Converter 
As shown in Fig. 4.3, a general boost converter consist of an inductor L, a 
switch S, a diode D, and a filter capacitor C. The switch is turned on and off 
periodically with the period equals to T. The waveforms of the boost converter is 




































Fig. 4.4. Simulated waveforms of the general boost converter. 
In (0, dT], the switch is on while the diode is off; the voltage across the 
inductor is the input voltage (Vin). In (dT, T], the switch is off while the diode is on; 
the voltage across the inductor is the input voltage subtract output voltage (Vin-Vo). 
According to the volt-second balance of inductor, the average voltage applied to the 
inductor during one switching period is zero as shown in Eq. (4.1). 
 (1 )( ) 0in in odV d V V     (4.1) 
According to Eq. (4.1), the relationship between input voltage and output 
voltage could be calculated as Eq. (4.2),
 
 




According to the principle of energy conservation, the power input equals to 
the power delivered to the load.  
 
in in o oV I V I  (4.3) 
where Iin and Io are the average values of input and output currents. 
From equations (4.2) and (4.3), the relationship between input and output 
current is calculated as Eq. (4.4).
 
 
 / (1 )o inI I d   (4.4) 
In (0, dT], the input current increases at the speed of Vin/L. Thus, the input 
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     (4.5) 
For a single phase boost converter, the input current (iin) equals the inductor 
current (iL). Thus, the ripple current ratio [K(d)], which is defined to be the ratio 
between iin and iL, is always equals to 1, as Eq. (4.6). 






   (4.6) 
Since the switching period is very small (usually smaller than 20 s), the input 
current in each switching cycle could be approximated as a constant. Thus, the 
capacitor current ripple could be looked as a square wave. The envelope of the 
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Substituting equations (4.7) and (4.8) into Eq. (4.9), the normalized output 
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4.3 Interleaved Boost Converter 
An interleaved converter is simply a multi-leg converter, each leg operating 
360o/n out of phase, where n denotes the number of phases. A two-leg interleaved 
boost converter, whose interleaving legs are operated with 180o phase difference, is 
shown in Fig. 4.5. The control of the interleaved converters is based on shifting the 


























































Fig. 4.6. Input current ripple of 2-phase interleaved boost converter. (a) d <  0.5. 
(b) d > 0.5. 
The simulated current ripple waveforms of two phase interleaved boost 
converter are presented in Fig. 4.6. In one switching period (0, T], S1 is on in [0, dT); 
S2 is on in [T/2, T/2+dT). The input current (iin) is the sum of the two inductor 
currents (iL1+ iL2). Since the regions [0, T/2) and [T/2, T) are symmetrical, the 
frequency of the input current ripple is doubled. Thus, a half period [0, T/2) is 
sufficient to calculate the input current ripple.  
If d ≤ 0.5, from 0 to dT, S1 and D2 are on, while S2 and D1 are off. The voltage 
across L1 is Vin. Thus, iL1 increases at the speed of Vin/L. The voltage across L2 is (Vin-
Vo). Thus, iL2 changes at the speed of (Vin-Vo)/L. Since Iin = IL1 + IL2, Iin increases 
from the minimum value to the maximum value at the speed of (2Vin-Vo)/L. Thus, the 
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  If d > 0.5, from 0 to (d-0.5)T, S1 and S2 are on, while D1 and D2 are off. The 
voltages across L1 and L2 are both Vin. Thus, both iL1 and iL1 increase at the speed of 
Vin/L. Since Iin = IL1 + IL2, Iin increases from the minimum value to the maximum 
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Either when d < 0.5, or d > 0.5, for each inductor, the current ripple could be 
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According to equations (4.10) and (4.14), the curves of normalized current 
ripple as a function of duty cycle are plotted in Fig. 4.7.  As seen in Fig. 4.7, In 
comparison with single phase boost topology, the two phase interleaved boost 
converter has smaller normalized ripple current over the full duty cycle range. The 














































Fig. 4.7. Effectiveness of input ripple cancellation for interleaved converters. 
4.3.2 Interleaving Effect on Magnetic Volume Reduction 
The input current is evenly shared between two inductors. For the interleaved 
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 (4.15) 
According to Eq. (4.15), the energy stored in the inductor is reduced to half In 
comparison with single phase boost topology. This reduction could effectively reduce 
the total energy and inductor volume for the same criteria as of the conventional boost 
converter. A volume reduction of 32% is reported in case a two-leg interleaved 
structure is used [87].  
4.3.3 Interleaving Effect on Output Capacitor 




losses due to the existence of equivalent series resistance (ESR). The temperature rise 
caused by the power loss may seriously reduce the capacitor life time [79]. 
For two phase interleaved boost converter, the output capacitor current is the 
sum of the two diode currents minus the dc output current (iD1 + iD2 - io). The output 







































Fig. 4.8. Output capacitor current ripple of the 2 phase interleaved boost converter. 
(a) d < 0.5. (b) d > 0.5. 
If d ≤ 0.5 [see Fig. 4.8 (a)], the envelops of the capacitor current square wave 












If d > 0.5 [see Fig. 4.8 (b)], the envelops of the capacitor current square wave 
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(4.20) 
d > 0.5 
Substituting equations (4.16-4.19) into Eq. (4.20), the normalized capacitor 
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Duty Cycle (d)  
Fig. 4.9. Effectiveness capacitor rms current reduction for interleaved converters. 




rms current as a function of duty cycle are plotted in Fig. 4.9. In comparison with 
single phase boost structure, the peak capacitor rms current is reduced to half in the 
two phase interleaved structure. For the interleaved boost topology, as the duty cycle 
approaches 0, 0.5 and 1, the capacitor rms current would approach zero. The 
improvement in capacitor rms current reduces the power loss caused by ESR, reduces 
the electrical stress in the capacitor and improves the system reliability. 
4.4 Full Bridge LLC Converter 
A full-bridge LLC resonant converter is shown in Fig. 4.10. The series 
resonant network is formed by Lr, Cr, and Lm. Lm is parallel with the load. There are 
two resonance in this resonant network. The primary resonance frequency (fp) is 
determined by Lr and Cr, while the secondary resonance frequency (fs) is determined 














































Based on the relationship between the switching frequency (f), two resonant 
frequencies (fp and fs), and the load condition, there are five possible modes of 
operation. 
 4.4.1 Operation Analysis with f < fs/2 
With the switching frequency smaller than fp/2, the waveforms of the resonant 
tank input voltage (vab), resonant capacitor voltage (vCr), resonant inductor current 
(iLr), magnetizing inductor current (iLm), output current (io), and transformer primary 
voltage (vt), are simulated. Fig. 4.10 denotes those parameters with the signs. When 
switches S1 and S4 is turned on, the initial value of iLr could be either positive or 
negative, depending on the phase angle of the resonance. When iLr(to) is positive, the 
simulated waveforms are shown in Fig. 4.11. The operation of half switching cycle 
can be divided into three modes, as shown in Fig. 4.12. The discussion below is based 
on the condition when iLr(to) is positive. 
Mode I (to, t1) 
According to Fig. 4.11, iLr(to) > 0. At t0, body diodes DS2 and DS3 are turned 
off at a finite current and a finite voltage. Mode I begins at this moment. iLm is equal 
to iL; iLr is positive and flows through S1 and S4. Switches S1 and S4 turns on at a finite 
current and at a finite voltage. Both the turn-off of DS2 and DS3 and the turn-on of S1 
and S4 result in switching losses.  
From to to t1, current flowing through S1 and S4 forces secondary diodes D1 




Thus, iLm increases linearly. The sum of voltages applied across Lr and Cr equals to 
VDC - nVo. Lr resonates with Cr. 
 Mode II (t1, t2) 
At t1, iLm reaches iLr and mode II begins. Diodes D1 and D4 are turned off 
while diodes D2 and D3 is turned on. 
 From t1 to t2, the sum of voltages applied across Lr and Cr equals to VDC+nVo. 
Lr resonates with Cr.  
During this mode, iLr crosses zero twice somewhere in between t1 and t2. The 
auto switch of conductions happens between S1 & S4 and DS1 & DS4 at those time 
points.  
Mode III (t2, t3) 
At t2, iLm reaches iLr again and mode III begins. Diodes D2 and D3 are turned 
off at zero current.  
From t2 to t3, secondary diodes D1-4 are all off. The sum of voltages applied 
across Lm, Lr and Cr equals to VDC. Lm participates in the resonance with Lr and Cr. 






















































Fig. 4.11. Simulated waveforms of LLC resonant converter in ZCS operation with f 
< fs/2 (iLr(to) > 0). 
At this mode, depending on the switching period, iLr crosses zero multiple 
times in between t2 and t3. Each time iLr crosses zero, S1 & S4 and body diode DS1 & 
DS4 would swap conductions at zero voltage and zero current. 
At t3, switches S1 & S4 are turned off at a finite current and a finite voltage. 




S3. Body diode DS2 & DS3 is turned off at a finite current and at a finite voltage. Both 
the turn-on of S2 & S3 and the turn-off of DS2 & DS3 result in switching losses.  
For the next half cycle, the operations are symmetrical to modes I-III.  
According to the operation modes analysis, the switches are turned off at zero 
voltage and zero current.  However, in the beginning of mode I and in the end of 

























Fig. 4.12. Operating modes of LLC resonant converter in ZCS operation with f < 
fs/2 (iLr(to) > 0). 
4.4.2 Operation Analysis with fs/2 < f < fs 
With the switching frequency between fs/2 and fs, the same group of 
waveforms is plotted in Fig. 4.13. The operation of half switching cycle can be 




Mode I (to, t1) 
At t0, body diodes DS2 & DS3 are turned off at a finite current and a finite 
voltage. Mode I begins at this moment. iLm is equal to iL; iLr is positive and flows 
through S1 & S4. Switches S1 & S4 turns on at a finite current and at a finite voltage. 
Both the turn-off of DS2 & DS3 and the turn-on of S1 & S4 result in switching losses.  
From to to t1, current flowing through S1 & S4 forces secondary diodes D1 & D4 
to conduct. The voltage across the primary side of transformer and Lm is nVo. Thus, 
ILm increases linearly. The sum of voltages applied across Lr and Cr equals to VDC - 
nVo. Lr resonates with Cr.  
Mode II (t1, t2) 
At t1, iLm reaches iLr and mode II begins. Diodes D1 & D4 are turned off at zero 
current without reverse recovery process. 
From t1 to t2, the sum of voltages applied across Lr, Lm and Cr equals to VDC. 
Lm participates in the resonance with Lr and Cr.  
Mode III (t2, t3) 
At t2, the voltage across Lm reaches -nVo and mode III begins. From t2 to t3, 
current flowing through S1 & S4 forces secondary diodes D2 & D3 to conduct. The 
voltage across the primary side of transformer and Lm is -nVo. Thus, iLm decreases 
linearly. The sum of voltages applied across Lr and Cr equals to VDC+nVo. Lr 






















































Fig. 4.13. Simulated waveforms of LLC resonant converter with fs/2 < f < fs. 
At this mode, in the resonance, iLr crosses zero somewhere in between t2 and 
t3. At this moment, S1 & S4 are turned off at zero current and the body diode DS1 & 





































Fig. 4.14. Operating modes of LLC resonant converter with fs/2 < f < fs. 
  Mode IV (t3, t4) 
At t3, iLm reaches iLr again and mode IV begins. Diode D1 & D4 are turned off 
at zero current without small di/dt. 
 From t3 to t4, the sum of voltages applied across Lr, Lm and Cr equals to VDC. 
Lm participates in the resonance with Lr and Cr. 
At t4, body diodes DS2 & DS3 are turned off at a finite current and a finite 
voltage. Mode IV ends at this moment. iLm is equal to iL; iLr is negative and flows 
through S2 & S3. Switch S2 & S3 are turned on at a finite current and at a finite 





For the next half cycle, the operations are symmetrical to modes I-IV.  
According to the operation modes analysis, the body diodes are turned on and 
the switches are turned off with soft switching (both zero voltage and zero current). 
Secondary diodes are also turned on and off at zero current. However, the turn-off of 
body diodes and the turn-on of switches are both hard switching.  
















































































Fig. 4.16. Operating modes of LLC resonant converter with fs< f < fp (f close to fs). 
With the switching frequency between fs and fp, if f is sufficiently close to fs, 
the same group of waveforms is plotted in Fig. 4.15. The operation of half switching 
cycle can be divided into three modes.  Fig. 4.16 shows those three operating modes.  
Mode I (to, t1) 
At t0, body diodes DS2 & DS3 are turned off at a finite current and a finite 
voltage. Mode I begins at this moment. Switches S1 & S4 turn on at a finite current 
and at a finite voltage. Both the turn-off of DS2 & DS3 and the turn-on of S1 & S4 result 
in switching losses.  
From to to t1, current flowing through S1 & S4 forces secondary diodes D1 & 




Thus, iLm increases linearly. The sum of voltages applied across Lr and Cr equals to 
VDC-nVo. Lr resonates with Cr. 
Mode II (t1, t2) 
At t1, iLm reaches iLr and mode II begins. Diodes D1 & D4 are turned off at zero 
current without small di/dt. 
 From t1 to t2, the sum of voltages applied across Lr, Lm and Cr equals to VDC. 
Lm participates in the resonance with Lr and Cr. 
Mode III (t2, t3) 
At t2, the voltage across Lm reaches -nVo and mode III begins. From t2 to t3, 
current flowing through S1 & S4 forces secondary diode D2 & D3 to conduct. The 
voltage across the primary side of transformer and Lm is -nVo. Thus, ILm decreases 
linearly. The sum of voltages applied across Lr and Cr equals to VDC+nVo. Lr 
resonates with Cr. 
 At this mode, in the resonance, iLr crosses zero somewhere in between t2 and 
t3. At this moment, S1 & S4 are turned off at zero current and the body diode DS1 & 
DS4 begin to conduct. 
At t3, body diodes DS1 & DS4 are turned off at a finite current and a finite 
voltage. Mode III ends at this moment. iLr is negative and flows through S2 & S3. 
Switches S2 & S3 turn on at a finite current and at a finite voltage. Both the turn-off of 




For the next half cycle, the operations are symmetrical to modes I-III.  
According to the operation modes analysis, the turn-off of switches are soft 
switching.  Secondary diodes are turned off at zero current. However, the turn-off of 
body diodes and the turn-on of switches are both hard switching.  






















































With the switching frequency between fs and fp, if f is sufficiently close to fp, 
the same group of waveforms is plotted in Fig. 4.17. The operation of half switching 
cycle can be divided into two modes.  Fig. 4.18 shows those two operating modes.  
Mode I (to, t1) 
At t0, switches S2 & S3 are turned off at a finite current and a finite voltage. 
Mode I begins at this moment. Body diodes DS1 and DS4 turn on. The turn-off of S2 & 
S3 results in switching losses.  
From to to t1, current flowing through S1 & S4 forces secondary diode D1 & D4 
to conduct. The voltage across the primary side of transformer and Lm is nVo. Thus, 
iLm increases linearly. The sum of voltages applied across Lr and Cr equals to VDC-
nVo. Lr resonates with Cr. 
At this mode, in the resonance, iLr crosses zero somewhere in between t0 and 
t1. At this moment, the body diodes DS1 & DS4 are turned off and the switches S1 & S4 






















Mode II (t1, t2) 
At t1, iLm reaches iLr and mode II begins. Diodes D1 and D4 are turned off at 
zero current with small di/dt. 
 From t1 to t2, the sum of voltages applied across Lr, Lm and Cr equals to VDC. 
Lm participates in the resonance with Lr and Cr.  
At t2, switches S1 & S4 are turned off at a finite current and a finite voltage. 
Mode II ends at this moment. iLr is positive and flows through body diode DS2 & DS3. 
The turn-off of S1 & S4 result in switching losses. 
For the next half cycle, the operations are symmetrical to modes I-II.  
According to the operation modes analysis, the turn-on of switches and the 
turn-off of body diodes are both soft switching. Secondary diodes are turned off at 
zero current. However, the turn-off of switches is hard switching.  
4.4.5 Operation Analysis with  f > fp 
With the switching frequency larger than fp, the group of waveforms are 
plotted in Fig. 4.19. The operation of half switching cycle can be divided into two 




















































Fig. 4.19. Simulated waveforms of LLC resonant converter with f > fp. 
Mode I (to, t1) 
At t0, switches S2 and S3 are turned off at a finite current and a finite voltage. 
Mode I begins at this moment. Body diodes DS1 and DS4 turn on. The turn-off of S2 
and S3 result in switching losses.  
From to to t1, current flowing through S1 & S4 forces secondary diode D2 & D3 




iLm decreases linearly. The sum of voltages applied across Lr and Cr equals to 
VDC+nVo. Lr resonates with Cr. Secondary diodes S2 & S3 are turned off with large 



















Fig. 4.20. Operating modes of LLC resonant converter with f > fp. 
 Mode II (t1, t2) 
At t1, iLm reaches iLr and mode II begins. From t1 to t2, current flowing through 
S1 & S4 forces secondary diodes D1 & D4 to conduct. The voltage across the primary 
side of transformer and Lm is nVo. Thus, ILm increases linearly. The sum of voltages 
applied across Lr and Cr equals to VDC-nVo. Lr resonates with Cr. 
Lm does not participate in the resonance with Lr and Cr. 
At t2, switches S1 & S4 are turned off at a finite current and a finite voltage. 
Mode II ends at this moment. iLr is positive and flows through body diode DS2 & DS3. 
The turn-off of S1 & S4 results in switching losses. 
For the next half cycle, the operations are symmetrical to modes I-II.  




turn-off of body diodes are both soft switching (ZVS). Secondary diodes are also 
turned off at large di/dt. The turn-off of switches and the turn-off of secondary diodes 
are both hard switching and result in switching losses.  
4.4.6 Summary of Switching Conditions 
Based on pervious analyses, the switching conditions of LLC converter are 
summarized in Table 4-1.  





Hard switching Soft switching (ZCS &ZVS) 
Turn 
on 
Turn off Turn on Turn off 
f < fs/2  iLr(to) > 0 S1-S4 DS1-DS4  S1-S4, DS1-DS4 
fs/2 < f < 
fs 
N/A S1-S4 DS1-DS4  S1-S4, DS1-DS4 
fs < f < fp 
f near fs S1-S4 DS1-DS4  S1-S4, D1-D4 
f near fp None
 S1-S4
 S1-S4 DS1-DS4, D1-D4 
f > fp N/A None
 S1-4, D1-D4
 S1-S4 DS1-DS4 
For the regions of (a) f <fs/2, with iLr(to) > 0, (b) fs/2 < f < fs, and (c) fs < f < fp 
with f close to fs, the freewheeling diodes (body diodes) are turned off at a finite 
current and finite voltage.  In those cases, the freewheeling diodes must have good 
reverse-recovery characteristics to avoid large reverse spikes flowing through the 
switches, and to minimize the diode turn-off losses. It is possible to use thyrisors as 




For the regions of (d) fs < f < fp with f close to fp, and (e) f > fp, the 
freewheeling diodes (body diodes) are turned off at a zero current and at zero voltage. 
Thus, the freewheeling diodes do not need to have very fast reverse-recovery 
characteristics. In those cases, it is possible to use MOSFETs as switches in high-
switching frequency applications. 
In conclusion, if MOSFETs are used as the primary switches, it is preferable 
that LLC converter operates in the regions (d) fs < f < fp with f close to fp, and (e) f > 
fp. 
4.4.7 Modeling with First Harmonic Approximation 
In Fig. 4.21, the full bridge LLC multi-resonant converter is divided into three 
stages. In the first stage, the dc voltage source and four complimentary switches 
operate as a square wave generator. The second stage is a series LLC resonant 
network. The third stage consists of the n:1 transformer, rectifier and a resistive load. 
The load resistance is equal to the load voltage divided by load current.    
RL=Vbat/Ibat







































Fig. 4.22. (a) Simplified full bridge LLC converter circuit. (b) Circuit model under 
first harmonic approximation (FHA). 
The resistive load in the secondary side of the transformer can be expressed as 
an effective resistor in the primary side [see Fig. 4.22 (a)]. To simplify the analysis, 
the leakage flux and parasitic effect in the secondary side of the transformer are 
ignored. For simplicity in the analysis, first harmonic approximation (FHA) method, 
in which only the first harmonic is allowed to pass the resonant network, is utilized 
[46].  
On the input side, using Fourier series, the fundamental frequency component 
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where fs is the switching frequency of the switches and also the frequency of the 
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On the output side, vs is approximated as a square wave, the fundamental 
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where, vis the phase angle of the fundamental frequency component of output 
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Similarly, on the output side, is is approximated as a square wave, the 
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where iis the phase angle of the fundamental frequency component of output 
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4.4.8 Steady State Operating Characteristics 
According to the circuit model in Fig. 3.9(b), the voltage gain G, 
transconductance g, and input impedance Zin, could be calculated, as demonstrated in 
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(4.34) 
To illustrate differ load conditions, quality factor Q is introduced. Q is defined 










Large Q corresponds to small load resistance and heavy load condition. On 
the contrary, small Q corresponds to large load resistance and light load condition.  
Fig. 4.23 shows voltage gain G, transconductance g, and phase of input 
impedance versus fs for different values of quality factor Q.  As seen from Fig. 4.23 
(a), the peak voltage occurs somewhere between fs and fp. From no load condition (Q 
= 0) to short circuit condition (Q = ∞), the peak voltage frequency shifts from fs to fp. 
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Fig. 4.23. Frequency characteristics of LLC resonant converter. (a) Voltage gain. (b) 
Transconductance. (c) Phase of input impedance. 
From Fig. 4.23 (b), the peak current occurs somewhere between fs and fp. 
From short circuit condition (Q = ∞) to no load condition (Q = 0), the peak current 





The input impedance determines the nature (inductive or capacitive) of the 
resonant network. When the phase of input impedance is larger than 180o, the 
converter is inductive. When the phase of input impedance is smaller than 180o, the 
converter is capacitive. The boundary between capacitive and inductive regions is the 
180o phase line. From Fig. 4.23(c), the boundary operating frequencies occurs 
somewhere between fs and fp. From short circuit condition (Q = ∞) to no load 
condition (Q = 0), the boundary operating frequency shifts from fp to fs.  
In an inductive load, the voltage lags the current, which creates a soft switch 
condition for the turn-off of freewheeling diodes (DS1-S4). According to the discussion 
in Section 4.4.6, MOSFETs could be used as the primary switches in the inductive 
region.  
In a capacitive load, the voltage leads the current, which creates a hard switch 
condition for the turn-off of freewheeling diodes (DS3 and DS4). According to the 
discussion in Section 4.4.6, MOSFETs is no longer suitable in this region. It is 
possible to use thyristors as switches in low switching frequency applications.  
According to Fig. 4.23, when the switching frequency is higher than fp, the 
resonant network is inductive. When the switching frequency is lower than fs, the 
resonant network is capacitive. In between fs and fp, inductive or capacitive is 
determined by the load condition.  The analysis is consistent with the switching 




4.5 Designing a 1 kW PEV Charger Prototype 
In this section, the design considerations for an interleaved boost and LLC 
based PEV charger rated at 1 kW is presented. It is aimed to charge a Li-ion battery 
with 360 V nominal voltage from depleted (320 V) to fully charged (420 V) 
conditions. The charging process is divided into constant current (CC) and constant 
voltage charging (CV) stages [88].  
4.5.1 Charging Profile of 1 kW Li-ion Battery 
Fig. 4.24 provides the 1 kW charging characteristics of a 360 V battery pack.  
According to Fig. 4.24, there are four key points in the charging process. Begin point 
and end point correspond to the beginning and end of the charging process, 
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Fig. 4.24. Charging profile of a 360 V Li-ion battery pack rated at 1 kW. 
Table 4-2 Key points in the charging profile of the PEV battery pack 
Parameter Begin Point Nominal point Turning point End point 
Vbat 320V 360V 420V 420V 
Ibat 2.38A 2.38A 2.38A 0.24A 
P 762 W 857 W 1000 W 100 W 




The following section outlines charger design to ensure meeting battery 
charging requirements on these four critical operating points.  
4.5.2 Interleaved Boost PFC Converter Design 
In PFC boost converter, the instantaneous duty cycle 𝑑 varies with the input 
voltage as,  
 
155.5 sin







      (4.36) 
where 155.5 V is the peak input voltage, and is the phase angle between the input 
voltage and current. The inductor current ripple can be expressed as, 
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Fig. 4.25. Duty cycles corresponding to 390 V, 300 V, and 200 V dc link voltages. 


















According to Eq. (4.38), if VDC ≤ 311 V, the peak ripple happens when x = 
VDC/311. Substituting x into Eq. (4.36), d is calculated as 0.5. If VDC > 311 V, the 
peak ripple happens when x = 1 and 2. Based on the previous analysis, duty 
cycle close to 50% provides the best inductor current ripple cancellation, as well as 
rms capacitor current cancellation.  
Conventionally, the dc link voltage of grid connected front end ac/dc 
converter, VDC, has the typical value to be 390 V [89]. However, in this work, VDC is 
designed to be 300 V. This is because VDC = 300 V has overall duty cycles closer to 
0.5 and better ripple cancellation effect, which could be clearly observed in Fig. 4.25.  
The circuit is designed to operate at 100 kHz switching frequency taking the 
tradeoff between the sizes of the inductors and dc link filter capacitor and switching 
losses into account. The inductor ripple current at the peak of line (2is 
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(4.39) 



















The ripple voltage at the dc link capacitor is set to be 5% of the dc link 













  (4.41) 
4.6 Full-Bridge Series LLC Converter Design 
fp and fs are the two resonance frequencies of the LLC resonant tank. When 
the switching frequency, f, is higher than fp, the resonant tank becomes inductive. 
When the f is lower than fs, the resonant tank becomes capacitive. In between fs and fp, 
inductive or capacitive operation region is determined by the load. On the other hand, 
as the switching frequency is varied closer to fp, the impedance of the resonant tank 
becomes smaller. This can reduce the circulating energy in the resonant tank, which 
results in reduction in the conduction losses of the LLC converter. Therefore, the 
LLC converter is desired to operate in the inductive region and close to fp for 
minimizing switching and conduction losses and maximizing efficiency.  
For design considerations, fp is preset by the optimum operating frequency of 
the MOSFETs, considering the tradeoff between high frequency operation and 
switching power loss. Thus, the product of Lr and Cr can be determined as the initial 
design step.  Short circuit performance (Q = ∞) and peak voltage gain at maximum 
output power (Q = Qturn) are two important considerations in designing Lr and Cr. 
When the short circuit happens, the power management module shifts the switching 
frequency to a higher value (2 ~ 3fp) to increase the impedance of the resonant tank, 
hence, the short circuit current could be effectively reduced and limited to a 
predetermined value. If Lr is large, the resonant tank impedance becomes large as 
well, while the short circuit current becomes smaller. However, for a constant fp, a 




resonant capacitor as well as the quality factor. Increase of quality factor reduces the 
peak voltage gain. This might cause potential failure to fulfill the voltage gain 
specification at heavy load condition. The values of Lr and Cr are determined based 
on this tradeoff.  
The design of Lm is based on the tradeoff between conduction losses and 
switching losses. Smaller Lm corresponds to smaller operation frequency range, which 
provides lower conduction losses. However, if Lm decreases, the switch turning off 
current increases, which in turn would result in higher switching losses. The value of 
Lm is determined from this tradeoff. 
Based on those two design tradeoffs, the dc/dc stage parameters can be 
designed.  
1) Selection of the turns ratio of transformer 
The transformer turns ratio is determined by the ratio between dc link voltage 








  (4.42) 
where Vd is the voltage drop across the secondary side diode.  
2) Selection of Lr and Cr 
The primary resonance frequency was determined as fp = 200 kHz. According 




 1/ (2 )r r pL C f  (4.43) 
As aforementioned, there is a tradeoff between the peak voltage gain at heavy 
load and the short circuit current. In this case, the peak voltage gain at the turning 
point is the heaviest load condition in CV charging mode. The voltage gain must be 
larger than 420/360 = 1.17. The short circuit current should be smaller than the 
maximum current of the charger (2.38 A).  Based on this tradeoff, the optimal quality 
factor at the turning point Qturn is tuned to be 0.94, which satisfies the peak gain 
voltage and short circuit current requirements. Thus, the ratio between Lr and Cr can 









     (4.44) 
From equations (4.42) and (4.44), Lr and Cr are calculated as 63.4 H, and 10 
nF, respectively. 
3) Selection of the magnetizing inductance Lm 
The design of Lm is based on the tradeoff between conduction and switching 
losses. Decreasing Lm would increase the resonant tank current at the instant of turn-
off as well as the switching losses. While increase in Lm would reduce the impedance 
of Lm and increase the circulating energy in Lm. Different values of Lm are 
investigated through evaluating circulating energies in the resonant tank and turning-
off currents. The optimal magnetizing value is determined as 160 H. 




After determining the critical parameters, the dc frequency response of 
designed LLC converter must be evaluated to ensure that it fulfills the design 
specifications and exhibits overall good performance. If the design does not fulfill the 
requirement, we must go back to the initial step and adjust the design procedures until 































































Fig. 4.26. Dc characteristics of the designed 1 kW LLC converter: a) output voltage, 
(b) charging current, (c) input current. 
Based on equations (4.32-4.34), voltage and current curves versus wide 




correspond to begin point, nominal point, turning point, end point, and short circuit 
conditions. 
According to Fig. 4.26 (a), in CV charging mode, the output voltage is 
constrained at 420 V, which is the fully charged battery pack voltage. From the 
turning point to the end point, the switching frequency increases from 159.1 kHz to 
171.2 kHz. As seen from Fig. 4.26 (b), in CC charging mode, the charging current is 
limited to 2.38 A. From the begin point to the turning point, the switching frequency 
decreases from 225.3 kHz to 159.1 kHz. Under short circuit condition, the switching 
frequency needs to be boosted to higher than 330 kHz, so that the short circuit current 
could be constrained to be lower than the nominal current. 
4.7 Optimization of the LLC Magnetic Components 
Due to the rigid requirements on the values of Lm and Lr, both the transformer 
and the resonant inductor need to be customized.  
In order to obtain the voltage and current ratings of the magnetic components, 
waveforms at peak power point (1 kW), which corresponds to the turning point of the 
charging process, are simulated, and resultant waveforms of resonant inductor current 
(iLr), resonant capacitor voltage (vCr), input voltage to the resonant tank (vab), voltage 































































Fig. 4.27. Simulated LLC results at the turning point (Vbat=420 V, Ibat=2.38 A). 
As shown in Fig. 4.27, due to the alternating current in the transformer 
primary side, flux in the magnetic core crosses both the first and third quadrants of 
the B-H loop. Peak ac flux density, B, is determined by the volt-second on the 








   (4.45) 
where Ae is the effective cross-section area of the core; np is the number of primary 
turns. 
Core loss, Pfe, is associated with B, as 
  fe cv e fe eP P V K B V

    (4.46) 
where Pcv is the core loss volume density; Kfe is a constant of proportionality, which 
depends on the switching frequency; and  is a constant depending on the material. 




The copper loss Pcu, can be calculated as, 
 
2 2
cu cu tot tot
w
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   
(4.47) 
where  is the wire resistivity; MLT is mean length per turn; Aw is the cross-section 
area of the wire; and Itot is the total rms winding current, referred to the primary side, 
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(4.48) 
According to equations (4.45)-(4.47), the total loss, Ptot, can be derived as a 
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By equalizing the derivative to be zero, the optimal value of B, which 
corresponds to the minimum total loss, can be obtained. The design of the resonant 
inductor is based on this optimization. Design procedures are provided as below. 
1) Select core material 
In this application, ferrite cores, which have high saturation flux (Bs) and low 
losses at high frequencies, are preferable. PC40 ferrite core, with Bs of 0.51 Tesla at 
room temperature, is chosen for both transformer and inductor.  




According to Eq. (4.24), big core corresponds to big Ae and provides sufficient 
margin to regulate both B and core loss to a low value. Moreover, the core window 
must be large enough to fill the wire winding with specific gauge. However, big core 
causes the penalty of big core weight, and there will be little margin to tune the air 
gap length. Based on this consideration, ETD44 core is selected. Critical parameters 
of ETD44 core are detailed in Table II.  
3) Select the number of turns 
Based on Eq. (4.29) and Table 4-2, optimal B is calculated to be 0.15 Tesla. 
The volt-second on the primary side of the transformer at 1 kW operation, which 
corresponds to the shaded area in Fig. 4.27, is calculated as,  
 3= =1.03 10p pv dt Vsl
  (4.51) 
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4) Air gap length 
The length of air gap lg, can be calculated according to the desired inductance 
[37], 
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5) Check for saturation 
B equals to the maximum flux density. Since B (0.14 Tesla) is designed to 
be much smaller than Bsat (0.51 Tesla), saturation could be efficiently avoided in this 
design.  
6) Evaluating the wire size 
The upper limit cross section areas of primary and secondary wires, Awp and 
Aws, can be evaluated based on Eq. (4.55), 
 
wp p ws s u WA n A n K A   (4.55) 
where Aw is the bobbin winding area. Ku is the fill factor of the core window, and is 
assumed to be 0.5 in this design.  
In high switching frequency operation, Litz wire must be used to reduce the 
skin effect and proximity effect losses. In this design, the wire gauge AWG 14 Litz 
cable, which is made of 250 strands AWG 38 wires, is used to wind both primary and 
secondary turns [90].  
Practically, the leakage inductance on the primary side of the transformer 
must be excluded from the theoretical resonant inductance. In this design, the leakage 
inductance of the transformer is measured to be 0.89 H. Thus, the inductance of the 
discrete inductor is calibrated as, 
 
Lr LeakL L L   (4.56) 




Obtained design parameters of inductor and transformer are summarized in Table 4-3. 
Table 4-3 Critical parameters of magnetic components 
Parameter Symbol Transformer Resonant Inductor  
Core type N/A ETD44 ETD39 
Core material N/A PC47 PC47 
Saturation flux (25oC) Bs  0.51 Tesla 0.51 Tesla 
Vacuum permeability o 4×10-7 4×10-7 
Inductance L 160 H 62.51 H 
Magnetic path length lm 10.3 cm 9.21 cm 
Effective cross-section area Ae 1.75 cm
2 1.25 cm2 
Bobbin winding area AW 2.13 cm
2 1.74 cm2 
Mean Length Path MLT 7.62 cm 6.86 cm 
Effective Core Volume Ve 18 cm
3 11.5 cm3 
Primary turns np 20 turns 28 turns 
Secondary turns ns 24 turns N/A 
Maximum flux Bmax 0.15 Tesla 0.11 Tesla 
Air gap length lg 0.55 mm 1.8 mm 
Litz wire gauge AWG 14 14 
4.8 Loss Analysis of the Full-Bridge LLC Converter 
 4.8.1 Conduction Losses 
The apparent power (S) from the dc link could be found from Eq. (4.57), 
 
,DC in rmsS V I  (4.57) 
The real power (P) delivered to the battery pack is, 
 
bat batP V I  (4.58) 
The reactive power (Qr), which corresponds to the circulating power in the 
resonant tank, can be calculated as,  
 2 2 2 2
,( ) ( )r DC in rms bat batQ S P V I V I     
(4.59) 
According to Eq. (4.59) and the data extracted from Fig. 4.27, the reactive 




The reactive power is the figure of merit to evaluate the conduction losses in the 
circuit, since conduction losses are proportional to the reactive power as it circulates 
in the circuit.  
For this specific design, the reactive powers at beginning point, nominal point, 
turning point, and end point are 726 VA, 693 VA, 602 VA, and 570 VA, respectively. 
The reactive power provides an intuitive insight to the level of conduction losses. 
Accurate conduction losses could be approximated based on rms current, equivalent 
series resistances (ESRs) of circuit components, as well as diode forward voltage 
drop.  
4.8.2 Switching Losses 
Since the converter operates in inductive region, both the turning-on of 
MOSFETs and turning-off of free-wheeling diodes are ZVS and lossless. Besides, 
losses associated with the turn-on process of power diodes are negligible. Moreover, 
diodes for rectification in the secondary side are turned on and off at zero current, 
hence, do not impose any additional switching losses. Consequently, turning-off 
losses of MOSFETs dominate the switching losses of LLC converter. The associated 
switching losses of each single MOSFET can be approximated based on Eq. (4.60). 
 1
4
switch off DS overlapP I V t f  (4.60) 
where, Ioff is the turning-off current; VDS is the drain-source voltage when the switch 
is completely off; toverlap is the overlap time between IDS and VDS during the turning-




4.8.3 Core Losses 
Core loss volume density (PCV) is the function of both the switching frequency 
and the peak ac flux density (B). The curves of PCV for PC47 ferrite are plotted in 
Fig. 3.28. Using Eq. (4.45), B can be calculated. Likewise, the switching frequencies 
at different operation points can be obtained from the dc characteristics of the LLC 
converter. Consequently, core losses can be calculated as, 
 1
4
switch off DS overlapP I V t f  (4.61) 
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Fig. 4.29. Loss breakdown for critical operating points. 
Fig. 4.29 provides the breakdown of the LLC full-bridge converter losses at 
the four critical operating points. According to Fig. 4.29, different losses dominate in 
different SOC of the charging process. In the beginning of the charging, switching 
loss dominates since the switching frequency is high.  From begin point to turning 
point, there is an obvious increase particularly in the core losses. This is because both 
the volt-second of transformer and the peak current of inductor increase, resulting in 
increasing B, with the increase of power level. Conduction loss reaches its minimum 
value in the nominal point. This is because the resonant tank has minimum impedance 
in nominal point and thus minimum circulating power.  
4.9 Experiment Results 
A 1 kW prototype was built as a proof-of-concept to verify theoretical 
analyses. Key parameters and power devices of the prototype are listed in Table 4-4. 
A 1 kW prototype was built as a proof-of-concept to verify theoretical analyses. Key 




prototype is provided in Fig. 4.30. In Fig. 4.30 (b), the two magnetic components are 





Fig. 4.30. A 1 kW PEV charger prototype, (a) interleaved boost PFC converter, (b) 
full bridge LLC converter.  




Symbol Quantity or Device Parameter 
CDC DC link capacitor 3×330 F 
Vin Input voltage 110 V/60 Hz
 
VDC DC link voltage 300 Vdc 
fpfc Switching frequency for PFC stage 100 kHz 
IC1 PFC controller UCC28070 
Vb Battery voltage range
 320 V to 420 V 
Pmax Rated maximum power 1 kW 
fp Primary resonant frequency 200 kHz 
fs Secondary resonant frequency 105.1 kHz 
N Transformer turn ratio 5:6 
Lm Magnetizing inductor 160 H 
Lr Resonant inductor 62.51 H 
Cr Resonant capacitor 10 nF 
Cf Output filter capacitor 3×3.3 F 
IC2 Resonant controller UCC25600 
D1~D4 Diode Rectifier NTE5322 
S1~S2 Boost MOSFETs FCA16N60N 
D5~D6 Boost Diodes IDB06S60C 
S3~S6 LLC MOSFETs STB23NM60ND 
D7~D10 Secondary Diode Rectifier DSEP29-06A 
The waveforms achieved in the first stage interleaved boost converter are 
presented in Fig. 4.31 and Fig. 4.32. As seen from Fig. 4.31, the input current is in 
phase with the input voltage. The converter demonstrates power factor higher than 
0.99. The dc link voltage is regulated at 300 V with a ripple voltage of 14.5 V. 
According to Fig. 4.32, In comparison with the inductor current ripple, the input 
current ripple is significantly reduced. At 1 kW operation, THD and conversion 





Fig. 4.31. Waveforms of interleaved boost PFC converter operating at 1 kW. From 
top to bottom: vdc (50V/div), iin (10A/div), vin (100V/div); time 10 ms/div. 
 




kW. From top to bottom: vdc (50V/div), iin (10A/div), iL1 (5A/div), iL2 (5A/div); time 
10 ms/div. 
The experiment results of the second stage LLC converter are presented in 
figures 4.33-4.36. Waveforms of resonant inductor current iLr, resonant capacitor 
voltage vCr, output voltage of full bridge inverter vab, and gate drive signal of S4 vGS4, 
are recorded. High voltage differential probes are used to track and capture the 
waveforms of vCr and vab. As it can be seen from these figures, the full-bridge LLC 
converter always operates in inductive region, where iLr lags vab. Turning-on process 
of MOSFETs and turning-off process of free-wheeling diodes are both lossless.  
 
Fig. 4.33. LLC converter operating at begin point (Vbat = 320 V, Ibat = 2.38 A). 
From top to bottom: iLr (10A/div), vCr (500V/div), vab (500V/div), vGS4 (20V/div); 





Fig. 4.34. LLC converter operating at nominal point (Vbat = 360 V, Ibat = 2.38 A). 
From top to bottom: iLr (10A/div), vCr (500V/div), vab (500V/div), vGS4 (20V/div); 
time 2 s/div. 
 




From top to bottom: iLr (10A/div), vCr (500V/div), vab (500V/div), vGS4 (20V/div); 
time 2 s/div. 
 
Fig. 4.36. LLC converter operating at end point (Vbat = 420 V, Ibat = 0.24 A). From 
top to bottom: iLr (10A/div), vCr (500V/div), vab (500V/div), vGS4 (20V/div); time 2 
s/div. 
Fig. 4.33 demonstrates the operation at the begin point, where the switching 
frequency is regulated at 208.3 kHz. Fig. 4.34 shows the operation waveforms at the 
nominal point. At this point, switching frequency is regulated at 192.5 kHz. Likewise, 
Fig. 4.35 presents the operation at the turning point. The 1 kW peak power is 
achieved at this point, where the switching frequency is regulated at 172.3 kHz. The 
operation waveforms representing the end point are plotted in Fig. 4.36. The 
corresponding switching frequency is 185.1 kHz.  
Multi-resonance phenomenon can be clearly seen in Fig. 4.35. At the moment 




forces vab to abruptly change from –300V to 300V. From then on, Lr resonates with 
Cr. Since secondary diodes D7 and D10 are on, Vbat is applied to the secondary side of 
transformer. This makes the current in magnetizing inductor (iLm) increases linearly. 
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Fig. 4.37. Efficiency of the designed LLC converter versus state of charge of 
battery pack. 
Efficiency of the LLC stage versus state of charge (SOC) of the battery pack 
is illustrated in Fig. 4.37. As it can be seen from Fig. 4.37, the LLC stage maintains 
good efficiency performance from the begin point to the turning point, where the 
output voltage varies from 320 V to 420 V. There is an obvious efficiency drop from 
turning point to end point. This is because in CV charging mode, Ibat decreases fast. 
Hence, the charging power decreases quickly with the increase of SOC. However, the 
circulating power in the resonant tank remains high, which incurs high conduction 
loss. On the other hand, B of magnetic core does not tend to decrease significantly, 





In this chapter, an onboard PEV battery charger is proposed, analyzed, 
designed, and developed. Interleaved boost topology is used in the first stage for PFC 
and THD reduction as well as reducing volume of the magnetic components. In the 
second stage, a full bridge LLC resonant converter is employed to achieve high 
conversion efficiency over the full voltage range of the battery pack.  
The suitability and advantages of the proposed converter are discussed and 
design guidelines are provided through theoretical analyses for both stages. As a case 
study, design considerations for a 1 kW charger prototype, which converts 110 V, 60 
Hz AC to battery voltage range of 320 V to 420 V are provided, considering the 
characteristics of the converter.  
Finally, the experiment results are presented for validation. The first stage 
interleaved boost converter demonstrates unity power factor operation at the rated 
power and achieves THD less than 4%. In the second stage LLC converter, the 
switching losses, conduction losses and core losses are optimized to achieve good 
overall efficiency performance over wide output voltage range. The future research 
will be focused on expanding power of the charger to a higher level and realizing bi-





Chapter 5 Minimizing the Circulating Energy and Tracking the 
Maximum Efficiency Point of LLC Converter 
5.1 Introduction 
The isolated battery charger typically consists of two power stages; front-end 
stage for rectification of ac input voltage and power factor correction, and second-
stage dc/dc converter for voltage regulation and galvanic isolation [27], [92], [93]. 
Typically the rectifier is controlled through two cascaded control loops, where the 
inner control loop shapes the input current close to sinusoidal waveform in phase with 
the input voltage, and the outer control loop determines the amplitude of the input 
current according to the desired dc link voltage. In rectification stage, boost derived 
topologies [94]–[96] are preferred due to their simplicity in controlling the input 
current. In conventional approaches, the dc link voltage is regulated at a constant 
voltage, compatible with the universal ac input voltages from the grid (85~275V, 
45~70Hz).  
In dc/dc isolation stage, zero-voltage switching (ZVS) topologies are 
preferable to enhance efficiency of battery chargers [97]–[99]. In particular, LLC 
topology has several advantages over other ZVS topologies, such as (a) short circuit 
protection, (b) good voltage regulation in light load condition, (c) the ability to 
operate with ZVS over wide load ranges, (d) having only a capacitor as the output 
filter in comparison to the conventional LC filters [66], [100]. The design of the 




greatly varies according to different SOC conditions. The constant-current constant-
voltage (CC-CV) charging technique is the recommended charging profile for 
Lithium-ion batteries, which are the main energy storage units for world’s top-selling 
highway-capable all-electric cars [24]. Fig. 3.4 in chapter 3 depicts the charging 
profile of a single Panasonic Li-ion battery cell. From depleted SOC to full SOC, 
voltage of the battery varies in a wide range.  
The efficiency of the second stage dc/dc converter must be optimized over the 
wide battery voltage range to achieve the highest efficiency. Without any additional 
circuit or advanced control approach, the resonant tank parameters (the magnetizing 
inductance, resonant capacitor and inductor) of the LLC converter can be optimally 
designed to operate at high efficiency over a wide range in the curve given in Fig. 3.4 
[99]–[103]. However, this approach provides high efficiency operation in a limited 
voltage range, and shows poor performance at light load condition, mainly due to the 
circulating current in the resonant tank. In [104], LLC converter is burst mode 
controlled where the basic idea is to operate the converter at its rated power by 
engaging the converter on and off repeatedly at light load condition, controlling the 
average power sent to the load. This approach is not suitable for battery charging 
applications as battery current becomes discontinuous, when LLC converter is turned 
off even if a bulky filter capacitor is utilized. Other techniques presented in literature 
modify the circuit components to enhance the light load efficiency of the LLC 
converter. In [105], two transformers are used to control the output voltage in a wide 
range, and in favor of increasing the efficiency at the light load. In [106], a modified 




constant and to improve the light load efficiency through phase shedding. However, 
these approaches increase the circuit components, particularly the magnetic 
component number [105]. A hybrid drive scheme is introduced for full-bridge 
synchronous rectifier in LLC, in favor of eliminating the secondary side diode 
conduction and reverse recovery losses [107]. In [108], a half bridge-LLC converter 
is operated at unity conversion ratio to increase the heavy load efficiency of a low 
voltage laptop adapter application. However, the output voltage variation window of 
laptop adapter is much smaller than that of PEV battery; a systematic approach for 
loss evaluation and efficiency improvement has not been provided; and the design 
considerations are not discussed. 
This paper outlines a variable dc link approach to optimize the efficiency of 
the isolated dc/dc stage over the full battery voltage range and load conditions 
without adding any additional circuit or implementing on/off control. By actively 
controlling the dc link voltage with respect to the variation of battery voltage, the 
conversion efficiency of the dc/dc converter is always regulated to be the optimal 
value through keeping the switching frequency constant and thereby minimizing the 
circulating current in the resonant tank. With the proposed maximum efficiency point 
tracking technique, the efficiency performance of LLC converter is improved across 
the wide battery voltage range. Optimal design of the LLC converter together with the 
variable dc link approach has been provided. A comprehensive loss evaluation at key 
operating points has been presented, and compared with that of the conventional fixed 




This chapter is organized as follow: In Section 5.2, a novel active controlled 
dc link voltage technique is proposed to optimize the efficiency of LLC converter 
over the wide output voltage range, which is based on the maximum efficiency point 
of LLC converter. In Section 5.3, circuit modeling and loss analyses at maximum 
efficiency point of LLC converter are provided. Design considerations are detailed in 
Section 5.4. Then, Section 5.5 provides the control strategy. Simulation results and 
efficiency comparison with conventional LLC charger are provided in Section 5.6 and 
Section 5.7, respectively. Finally, Section 5.8 outlines the summary.  
5.2 Proposed Maximum Efficiency Point Tracking of LLC Converter 
5.2.1 DC Voltage Characteristics of LLC PEV Battery Charger with Fixed Dc Link 
Voltage 
The block diagram of the conventional LLC based charger structure is 
depicted in Fig. 5.1. The dc link voltage is typically fixed at a constant value, within 
the range of 380V - 400V [52], [99], [109]. Based on the battery charging profile 
given in Fig. 3.4 in chapter 3, the dc voltage characteristics of LLC PEV battery 




























Fig. 5.1. The block diagram of the conventional LLC charger structure. 









































Fig. 5.2. Dc voltage characteristics of LLC charger. 
In Fig. 5.2. Four different curves correspond to four critical operating points 
in the charging process of a Li-ion battery pack rated at 1 kW, which are marked 
literally in Fig. 5.2. Depending on the nature of the impedance of the resonant tank, 
the plane could be divided into two operation regions: inductive or ZVS, and 
capacitive or ZCS. MOSFETs need to be operated in ZVS region so that reverse 
recovery losses of freewheeling didoes could be eliminated. Boundary between ZCS 
and ZVS regions are marked in Fig. 5.2. ZVS region could be further divided into two 
regions. ZVS region 1 happens when switching frequency is below the resonant 
frequency between Lr and Cr. ZVS region 2 happens when switching frequency is 
above the resonant frequency between Lr and Cr. LLC converter in ZVS region 2 
operates very similar to SRC converter.  




V.  In order to be adaptive to the wide voltage variation from the battery pack, LLC 
converter must be designed to have its operating region covering both the maximum 
gain and minimal gain.  This means both ZVS region 1 and ZVS region 2 happen 
during the CC-CV charging process.  Switching frequency varies in a wide range to 
regulate the output voltage to follow the battery pack voltage. 
5.2.2 Operating Modes in ZVS Region 1 
Fig. 5.3 shows the simulated waveform of LLC resonant converter working in 
ZVS region 1, in which the resonant tank input voltage vab, resonant inductor current 
iLr, magnetizing inductor current iLm, resonant capacitor voltage vCr, output current io, 




















































Fig. 5.3. Simulated waveforms of LLC converter operating in ZVS region 1.   
In time interval [t0, t2), iLr resonates up, and the difference between iLr and iLm 




vtxp to be a constant voltage and equals to nVo. Thus, iLm increases linearly with the 
slope nVo/Lm. At t1, iLr resonates from negative to positive; primary MOSFETs are 
turned on with ZVS and freewheeling didoes are turned off with ZCS. Consequently, 
reverse recovery losses from the freewheeling diodes are avoided.  
At t2, iLm intersects with iLr; thus, secondary diodes D1 and D4 are turned off 
with ZCS. In time interval [t2, t3), vtxp is no longer regulated by the output voltage, 
which makes Lm participate into the resonance with Lr and Cr. iLr is circulating within 
the resonant network without delivering any power to the load. This circulating 
current causes conduction losses and core losses. The further switching frequency is 
away from the primary resonant frequency, the bigger circulating losses becomes.  
5.2.3 Operating Modes in ZVS Region 2 
Fig. 5.4 shows the simulated waveform of LLC resonant converter working in 
ZVS region 2. At t0, primary MOSFETs S2 and S3 are turned off; freewheeling diodes 
DS1 and DS4 are turned on. This forces vab to flip from –VDC to VDC. In the time 
interval [t0, t1), a negative voltage, VDC/n - Vo, is applied across secondary didoes D3 
and D2. This voltage forces D3 and D2 to turn off fast with a large di/dt, which causes 
reverse recovery losses of secondary didoes. D1 and D4 are turned on at t1.  
In time interval [t1, t3), iLr resonates up, and the difference between iLr and iLm 
is transferred to the load. Secondary diodes D1 and D4 are kept on, which regulates 
vtxp to be a constant voltage, equal to nVo. Thus, iLm increases linearly with the slope 
nVo/Lm. At t2, iLr resonates from negative to positive; primary MOSFETs are turned 
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Fig. 5.4. Simulated waveforms of LLC converter operating in ZVS region 2.   
Different from ZVS region1, Lm never participates in the resonance with Lr 
and Cr in ZVS region 2. This means the circulating current as well as circulating 
losses are much smaller than operation in ZVS region 1.  
5.2.4 Operating Modes in Primary Resonant Frequency 
Fig. 5.5 shows the simulated waveform of LLC resonant converter working in 
primary resonant frequency. At t0, primary MOSFETs S2 and S3 are turned off; 























































Fig. 5.5 Simulated waveforms of LLC converter operating in primary resonant 
frequency.   
In time interval [t0, t2), iLr resonates up, and the difference between iLr and iLm 
is transferred to the load. Secondary diodes D1 and D4 are kept on, which regulates 
vtxp to be a constant voltage, equal to nVo. Thus, iLm increases linearly with the slope 
nVo/Lm. At t1, iLr resonates from negative to positive; primary MOSFETs are turned 
on with ZVS and freewheeling didoes are turned off with ZCS.  Consequently, 
reverse recovery losses from the freewheeling diodes are avoided.  
At t2, iLm intersects with iLr. Primary MOSFETs S1 and S4 are turned off with 
hard switching; and the freewheeling diodes DS2 and DS3 begin to conduct. The output 
current goes to zero at t2 with low di/dt. Thus, D1 and D4 are turned off with ZCS. 




5.2.5 Proposed Maximum Efficiency Point Tracking Technique 
Table 5-1 Comparison of LLC converter at different operating points 
Performance ZVS Region 1 ZVS Region 2 Resonant Point 
Primary MOSFETs turn-on ZVS ZVS ZVS 
Turning off loss of primary 
MOSFETs 
Low High Low 
di/dt of secondary diodes 
turn-off 
Low High Low 
Circulating energy High Low Low 
Conduction losses High Medium Low 
Switching losses Low High Low 
Harmonics Low High Low 
Overall performance Moderate Moderate Best 
 Performance of LLC converter at ZVS region 1, ZVS region 2, as well as at 
primary resonant frequency point are compared in Table 5-1. At primary resonant 
frequency, LLC converter has minimum circulating energy in the resonant tank, 
which corresponds to the lowest conduction losses. The conduction losses at resonant 
frequency are much smaller than conduction losses at ZVS region 1. Meanwhile, the 
switching losses at resonant frequency are much smaller than that of ZVS region 2. It 
can be concluded that operating LLC converter at primary resonant frequency 
corresponds to the minimum losses and the maximum conversion efficiency.  
However, in PEV battery charging applications, the voltage of battery varies 
in a wide range. The converter must enter into ZVS region 2 if the battery voltage is 
smaller than nominal voltage, and must enter into ZVS region 1 if the battery voltage 
is higher than nominal voltage. The wide output voltage range brings significant 
challenges to the design of LLC converter.  




Typically, In comparison with LLC topology optimized for constant output voltage, 
optimizing LLC topology for wide output voltage range requires small inductor ratio 
(Lm/Lr) [110], [111]. With a small Lm, the turning off current of MOSFETs would be 
large. Consequently, the circulating current in Lm would be high and the circulating 
loss from Lm will become large. Consequently, the peak efficiency of LLC topology, 
which is optimized for wide output voltage range, will be reduced to a low level 
[101].  
The second challenge comes from first harmonic approximation approach 
error. First harmonic approximation maintains good accuracy with switching 
frequency close to the primary resonant frequency [37]. For switching frequency far 
away from the primary resonant frequency, higher order harmonics must be 
accounted [100].  
In this work, a novel maximum efficiency tracking technique is proposed, 
which constrains the switching frequency of the LLC converter to be equal to the 
primary resonant frequency, or the maximum efficiency point. The diagram of the 
proposed maximum efficiency tracking technique is shown in Fig. 5.6, where the dc 
link voltage varies with the variation of battery voltage. Voltage reference of the PFC 
controller comes from battery voltage sensor, and is proportional to battery voltage. 
Consequently, the dc link voltage increases gradually with the increase of state of 
charge and always follows: 




where, n is the turn ratio of the transformer, VD is the voltage drop across each 





























Fig. 5.6. Diagram of proposed maximum efficiency tracking technique. 
With this control methodology, the LLC converter would automatically tune 
its switching frequency to be equal to the primary switching frequency. Thus, the 
maximum efficiency point could be always tracked, and the circuit performance 
across the wide output voltage range will be optimized.  
5.3 Circuit Modeling and Loss Analysis at Maximum Efficiency Point 
 5.3.1 Circuit Modeling at Maximum Efficiency Point 
At resonant frequency, the resonant tank Lr and Cr in LLC topology operates 
as a band pass filter (BPF). The full bridge operates as a square wave generator. Since 
the diodes in the secondary rectification bridge also operate complimentarily the 
primary side of transformer is also modeled as a square wave signal. Equivalent 










Fig. 5.7. Equivalent circuit model of LLC converter at resonant frequency. 










Fig. 5.8. Resonant tank current waveform at resonant frequency. 
Due to the band pass filtering effect, only the fundamental frequency 
component of the square wave signal could pass. Fig. 5.8 provides the waveforms of 
iLm and iLr in a single switching period. From 0 to T/4, iLm increases linearly with a 










From T/4 to 3T/4, according to the law of energy conservation, the energy 
from the dc link is equal to the energy consumed by the load. In other words, the 



















iLr is a sinusoidal function. Assuming the initial phase of iLr is , and the peak 
current is denoted by Ipeak, iLr can be represented as, 
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   (5.5) 













  (5.6) 
Combining Eq. (5.5) with Eq. (5.6), Ipeak can be obtained as,  
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The rms current can be derived as, 
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Plugging Eq. (5.1) into Eq. (5.8), 
 













5.3.2 Loss Analysis at Maximum Efficiency Point 
Typically, four critical losses must be considered when analyzing the losses of 
LLC topology. They are a) conduction losses from the primary side, b) turning off 
losses from the primary side MOSFETs, c) core losses from the magnetic 
components, and d) conduction losses from the secondary rectification.  
Conduction losses from the primary side are determined by the rms current of 
the resonant tank, Irms. According to Eq. (5.9), Irms is a function of Lm. The larger Lm 
is, the smaller Irms becomes; while smaller Irms corresponding to smaller conduction 
losses. Thus, conduction losses from the primary side could be reduced by increasing 
Lm.  
Total turning off losses of the four primary MOSFETs can be calculated using 
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where, toverlap is the overlap time between IDS and VDS during the turning-off process 
of MOSFET. According to Eq. (5.10), Poff is a function of Lm. The larger Lm is, the 
smaller Poff becomes. Thus, turning off losses from the primary MOSFETs could also 
be decreased by increasing Lm.  
Since there are two magnetic components, resonant inductor and transformer. 







fe pP kf B   (5.11) 
where k, x, y are coefficients determined by the core types and materials. B is the 
flux density variation. According to Eq. (5.11), since fp is preset, core losses are 
mainly determined by B. 
For resonant inductor Lr, B is calculated using Eq. (5.12). 
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where, Ae is the effective cross-section area of the ferrite core; nLr is the number of 
turns winded on the core. According to equations (5.9) and (5.10), resonant inductor 
core losses are determined by Lm. The larger Lm is, the smaller core losses become. 
Thus, core losses from the resonant inductor could be reduced by increasing Lm. 
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where, lp is the volt-second on the primary side of the transformer; and nTX,p is the 
number of turns on the primary side of the transformer. According to Eq. (5.13), core 
loss from the transformer is not a function of any of the resonant parameters (Lm, Lr, 
and Cr). It could be optimized by minimizing the total ferrite losses and copper losses 




Conduction losses from the secondary rectification (Prec) come from the 
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Similar to the core losses of the transformer, Prec is not a function of the 
resonant parameters, and could be optimized by selecting the appropriate rectification 
diodes.  
From the analysis, Lm is the most critical parameter in designing the 
parameters of LLC resonant network. Typically, maximizing the value of Lm while 
keeping the ZVS feature of primary MOSFETs could minimize the primary side 
conduction losses, reduce primary side MOSFETs turning off losses, and the 
transformer core losses.  
5.4 Design Considerations 
According to the loss analysis in Section 5.3, it is always good to choose the 
maximum allowable value of Lm, so that the total losses could be minimized. Thus, it 














































Fig. 5.9. Equivalent circuit of vab transition. 
The output voltage of full bridge, vab, is a square waveform, which switches 
between Vdc to –Vdc. During each transition from Vdc to –Vdc or vice versa, internal 
output capacitance of power MOSFETs, shown by Coss,i (i = 1:4), should be either 
charged or discharged. This could be observed from Fig. 5.8. Fig. 5.9 shows the 
equivalent circuit of the transition of vab from Vdc to -Vdc. During this process, iLr 
could be seen as a constant current source with current equals to Ioff. The charging of 
Coss,1, Coss,4 and discharging of Coss,2, Coss,3, are accomplished within a time period t, 
as calculated in Eq. (5.15).  
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In order to ensure the ZVS turning on of MOSFETs, The length of this time 
period must be smaller than that of the deadband. The ZVS boundary waveforms are 
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Fig. 5.10. ZVS boundary waveform: MOSFETs output capacitors are charged and 
discharged in the deadband. 





















After determining Lm, the next step is to determine Lr and Cr. The product of 

















  (5.20) 
where, √𝐿𝑟/𝐶𝑟  is called the characteristic impedance. Generally, for specific load 
condition (RL), smaller characteristic impedance or smaller Q, corresponds to higher 
peak voltage gain. On the other hand, smaller Q corresponds to smaller Lr. This 
means bigger inductor ratio, Lm/Lr. Increasing the inductor ratio cause the peak gain 
to decrease [35], [110].  
 For maximum efficiency point tracking technique, it is always desired to 
operate the LLC circuit at fp, where the normalized voltage gain is unity. However, 
due to the voltage ripple on the dc link capacitor from the PFC stage, it is necessary to 
have a secure gain margin (e.g. ±10%). This gain margin must correspond to a narrow 
frequency range, so that the circuiting power in the resonant tank could be kept small.  
According to Eq. (5.20), the heaviest load condition corresponds to the smaller RL, or 
the begin point of the charging process. According to Fig. 5.2, as it can be seen from 
the curve associated with the begin point, the voltage gain in the desired frequency 




designed LLC converter is able to tolerant the voltage variation from the dc link 
capacitor with little efficiency degradation. Consequently, the value of characteristic 
impedance or Q at beginning point can be found based on this consideration. 
According the aforementioned design considerations, a 1kW LLC prototype is 
designed. The parameters are summarized in Table 5-2.  
Table 5-2 Design of a 1 kW LLC onboard charger 
Symbol Quantity or Device Parameter 
Vdc DC link Voltage 324V to 424V
 
Vb Battery voltage range
 320 V to 420 V 
Pmax Rated maximum power 1 kW 
fp Primary resonant frequency 200 kHz 
T Resonant period 5 s  
Mpeak dc gain at 180 kHz at begin point 1.1 
Coss,eq Equivalent output capacitance of MOSFET 435 pF 
tdead Deadband time 150 ns 
n Transformer turn ratio 1:1 
Lm Magnetizing inductor 107.6 H 
Lr Resonant inductor 31.7 H 
Cr Resonant capacitor 20 nF 
Cf Output filter capacitor 3×3.3 F 
5.5 Control Strategy 
The control scheme of proposed maximum efficiency point tracking LLC 
charger is plotted in Fig. 5.11. Different from conventional two stage chargers with 
constant dc link voltage, proposed control strategy ensures that dc link voltage 
follows the change of battery pack voltage. Voltage reference of the PFC controller 
comes from the isolated voltage sensing block and is proportional to the battery pack 
voltage. With this control strategy, the secondary LLC converter could be regulated to 




For the battery charging LLC interface, parallel double control loops are 
adopted. An external digital control is utilized to detect the state of charge of the 
battery pack. In the constant current charging mode, the current control loop is 
activated. Output current is sensed to compare with the reference current through an 
error amplifier. The error is compensated through a PI compensator and fed to the 
voltage controlled oscillator. The voltage controlled oscillator translates the voltage 
signal into frequency signal and feed it to the logic module. Corresponding 
complimentary gate signals with deadband are generated by the logic module. In the 
constant voltage charging mode. The voltage control loop is activated. Control of 



















































Fig. 5.11. Control schema of the proposed maximum efficiency point tracking of LLC 
charger. 
5.6 Simulation Results 
Based on this design, the LLC converter is modeled and simulated. Figures 




begin point, nominal point, turning point, and end point, respectively. According to 
the simulation results, the switching frequency is always regulated to be equal to the 
primary resonant frequency (200 kHz). This means the optimal operating point is 
successfully tracked. From the begin point to the turning point, with the increase of 
power level, the difference between iLr and iLm also increases gradually. This means 
the power delivered to the load is taking a bigger part in the total power issued from 
the supply.  From the turning point to the end point, with the swift decrease of the 
power level, LLC converter operation mode moves from boundary conduction mode 
to discontinuous conduction mode.  
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Fig. 5.12. Simulated result of LLC converter operating at begin point (Vbat = 320 V, 
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Fig. 5.13. Simulated result of LLC converter operating at nominal point (Vbat = 360 
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Fig. 5.14. Simulated result of LLC converter operating at turning point (Vbat = 420 V, 












































































0 2 4 6 8 10 12 14 16 18 20
0 2 4 6 8 10 12 14 16 18 20
0 2 4 6 8 10 12 14 16 18 20
0 2 4 6 8 10 12 14 16 18 20







Fig. 5.15. Simulated result of LLC converter operating at end point (Vbat = 420 V, Ibat 
= 0.238 A). 
5.7 Experiment Results 
Based on this design, the LLC converter is designed. Figures 5.16-5.20 show 
the experiment waveforms of designed LLC converter operating at rated power (1 
kW). The switching frequency is always regulated to be equal to the primary resonant 





Fig. 5.16. Experiment result of LLC converter operating at rated power (Vbat = 420 V, 
Ibat = 2.38 A). From top to bottom: vab (200V/div), iLr (4A/div), vCr (200V/div), vgs4 
(10V/div), and time (2s/div). 
Fig. 5.16 shows the experimental waveforms of output voltage of full bridge 
inverter, vab, resonant inductor current iLr, resonant capacitor voltage vCr, and gate 
source voltage of S4, vgs4. Polarities and directions of voltage and current are denoted 
in Fig. 5.1. As shown in Fig. 5.16, both iLr and vCr are close to pure sinusoidal wave, 
which validates that the converter is operating at the primary resonant frequency. iLr 





Fig. 5.17. ZCS operation of secondary diode at rated power (Vbat = 420 V, Ibat = 2.38 
A). From top to bottom: vD4 (200V/div), iD4 (4A/div), vtxp (500V/div), vgs4 (20V/div), 
and time (2s/div). 
 




From top to bottom: vab (200V/div), itxs (10A/div), vtxp (500V/div), vgs4 (20V/div), and 
time (2s/div). 
Fig. 5.17 demonstrates the ZCS turning-off of the secondary diodes. 
Waveforms of the cathode to anode voltage of D4, vD4, current of D4, iD4, primary side 
voltage of transformer vtxp, and gate source voltage of S4, vgs4, are recorded. As shown 
in Fig. 5.17, D4 turns off when iD4 reaches zero with low di/dt. This shows that the 
reverse recovery of secondary diode is minimized.  
Fig. 5.18 demonstrates the waveforms of vab, transformer secondary current, 
itxs, vtxp, and vgs4. As shown in Fig. 5.18, itxs is continuous; vab, and vtxp are both square 
wave and in phase; which validate that: (a) the converter is operating at continuous 
conduction mode in the boundary condition between ZVS Region 1 and ZVS Region 
2, and (b) the magnetizing inductor is not participating into the resonance, so that the 
circulating current is minimized.   
Fig. 5.19 demonstrates the ZVS operations of primary MOSFETs S3 and S4. 
As shown in Fig. 5.19, both S3 and S4 are turned on at zero voltage. Waveforms of the 
input voltage Vdc, output voltage Vbat, iLr, and vtxp are recorded in Fig. 5.20. 
Experimental results at the other critical operating points of the battery charging (with 





Fig. 5.19. ZVS operations of primary MOSFETs at rated power (Vbat = 420 V, Ibat = 
2.38 A). From top to bottom: vds3 (200V/div), vgs3 (10V/div), vds4 (200V/div), vgs4 
(10V/div), and time (2s/div) 
 




Ibat = 2.38 A). From top to bottom: VDC (40V/div), Vbat (50V/div), iLr (4A/div), vtxp 
(500V/div), and time (2s/div) 
5.8 Performance Comparison 
In order to make a comprehensive comparison, a 1 kW rated LLC charger 
with 390 V fixed dc link and compatible with 320 V to 420 V battery pack voltage is 
designed. The design parameters are summarized in Table 5-3.  
Table 5-3 Design of a conventional 1 kW LLC onboard charger 
Symbol Quantity or Device Parameter 
Vdc DC link Voltage 390 V
 
Vb Battery voltage range
 320 V to 420 V 
Pmax Rated maximum power 1 kW 
fp Primary resonant frequency 200 kHz 
T Resonant period 5 s  
Coss,eq 
Equivalent output 
capacitance of MOSFET 
435 pF 
tdead Deadband time 150 ns 
n Transformer turn ratio 20:18 
Lm Magnetizing inductor 80 H 
Lr Resonant inductor 63.4 H 
Cr Resonant capacitor 10 nF 
Cf Output filter capacitor 3×3.3 F 
Circuit performance at the beginning point of the charging process (Vbat = 320 
V, Ibat = 2.38 A) for both circuits is compared in Fig. 5.21. The turning off current of 
conventional LLC converter is 5.6 A, while the proposed LLC converter has turning 
off current equal to 1.9 A. This shows that switching losses are significantly reduced 
in the LLC converter with the proposed approach In comparison with that of the 
conventional fixed dc link voltage approach. Moreover, the circulating current in the 





Fig. 5.21. LLC converter performance comparison at the begin point (Vbat = 320 V, 
Ibat = 2.38 A); a) proposed, from top to bottom: vab (200V/div), iLr (4A/div), vCr 
(200V/div), vgs4 (10V/div); b) conventional, from top to bottom: vab (500V/div), iLr 




Fig. 5.22. Diode turning-off of designed converter using conventional fixed dc link 
voltage. (Vbat = 320 V, Ibat = 2.38 A); from top to bottom: vab (500V/div), iD4 




The captured turning-off waveforms of D4 for the conventional LLC charger 
with fixed dc link voltage, are given in Fig. 5.22. As seen from Fig. 5.22, iD4 changes 
to zero with high di/dt, which is an indicator of the reverse recovery losses from the 
secondary diodes.  
Similarly, circuit performances at the nominal point (Vbat = 360 V, Ibat = 2.38 
A), turning point (Vbat = 420 V, Ibat = 2.38 A), and end point (Vbat = 420 V, Ibat = 
0.238 A) are compared in figures 5.23-5.25, respectively. As shown in those figures, 
for each operating point, the turning off current of proposed LLC converter with dc 
link control is much small than that of conventional one. Similar to the previous 
conclusions, both the switching losses and the circulating current are greatly reduced 
at each operating point.  
According to the loss analyses described in the previous subsection, the 
switching losses, conduction losses, as well as core losses are reduced over the wide 
SOC range of the battery pack. This conversion efficiency improvement is validated 
by the experiment data as plotted in Fig. 5.26. 
 




b) conventional. (Vbat = 360 V, Ibat = 2.38 A); a) proposed, from top to bottom: vab 
(200V/div), iLr (4A/div), vCr (200V/div), vgs4 (10V/div); b) conventional, from top to 
bottom: vab (500V/div), iLr (4A/div), vCr (1kV/div), vgs4 (10V/div); time (2s/div). 
 
 
Fig. 5.24. LLC converter performance comparison at the turning point; a) proposed; 
b) conventional. (Vbat = 420 V, Ibat = 2.38 A); a) proposed, from top to bottom: vab 
(200V/div), iLr (4A/div), vCr (200V/div), vgs4 (10V/div); b) conventional, from top to 
bottom: vab (500V/div), iLr (4A/div), vCr (1kV/div), vgs4 (10V/div); time (2s/div). 
 
 
Fig. 5.25. LLC converter performance comparison at the end point; a) proposed; b) 
conventional. (Vbat = 420 V, Ibat = 0.238 A); a) proposed, from top to bottom: vab 
(200V/div), iLr (4A/div), vCr (200V/div), vgs4 (10V/div); b) conventional, from top to 






Fig. 5.26. Efficiencies of the designed LLC converters versus state of charge of 
battery pack. 
5.9 Summary 
In this chapter, different isolated dc/dc topologies are investigated for PEV 
battery charging applications. A comprehensive comparison is made between 
conventional full bridge isolated PWM buck converter, full bridge phase-shift PWM 
converter, full bridge series resonant PFM converter, and full bridge LLC series 
parallel PFM converter.  It is found full bridge LLC topology has the best overall 
performance in PEV battery charging applications. 
The phenomenon of maximum efficiency point is introduced and analyzed in 
detail. A novel maximum efficiency point tracking technique is proposed for LLC 
based PEV battery chargers. With this proposed technique, dc link voltage always 
follows the change of battery pack voltage; which ensures that LLC converter is 




Detail modeling and losses analysis are provided for LLC converter operating 
at the resonant frequency. According to the theoretical analysis, a guideline is detailed 
to design such an LLC converter operating at maximum efficiency point. The 
designed LLC converter is simulated, and the simulation results show that LLC 
converter is able to provide 2.5% efficiency improvement at the heaviest load 





Chapter 6 A Novel Approach to Design EV Battery Chargers 
Using SEPIC PFC Stage and Optimal Operating Point Tracking 
Technique for LLC Converter 
6.1 Introduction 
The Li-ion batteries have dominated the battery market of electric vehicles 
(EVs) and plug-in electric vehicles (PHEVs). This is due to Li-ion chemistry’s 
attractive features such as high energy density, no memory effect, and slow loss of 
charge. The charging profile of a typical Li-ion battery cell is plotted in Fig. 6.1. In 
most of the occasions, the voltage of Li-ion battery pack stays above 2.5 V/cell. 
Therefore, only the constant-current and constant-voltage charging strategies are 
discussed in most of the battery charger design literatures [112]–[115]. However, if 
the Li-ion battery is deeply depleted, the voltage of Li-ion battery might go down to 1 
V/cell [116]. In this case, a pre-charge stage needs to be implemented to charge the 
battery to a pre-set voltage value. The wide voltage range of Li-ion cell is mapped to 
a wide voltage range (100 V – 420 V) of the onboard battery pack. Consequently, the 
onboard charger must be compatible with this wide voltage range [66]. However, this 

















































Fig. 6.1. Charging profile of Li-ion battery[116]. 
A typical isolated charger consists of two power converters, the front-end 
stage for rectification of ac input power and power factor correction (PFC), and the 
second-stage dc/dc converter for voltage/current regulation and galvanic isolation [3], 
[27], [85]. 
Boost and its derivative topologies are commonly utilized in the PFC stage. 
This is because of their simple circuit configurations, continuous input current, and 
low total harmonic distortion. In order to be compatible with the universal grid 
voltage (85 V-265 V, 47 Hz – 70 Hz), the output voltage of the boost converter (dc 
link voltage) is typically set to be 390 V [52], [99], [109].  
In dc/dc isolation stage, zero-voltage switching (ZVS) topologies are 
preferable to enhance efficiency of battery chargers [65], [98], [117]. This is because 
the voltage stresses on the power MOSFETs are typically high. Therefore, hard-
switching or zero-current switching topologies would have large switching losses and 
low conversion efficiency. In particular, LLC topology has several advantages over 




in light load condition, (c) the ability to operate with ZVS over wide load ranges , and 
(d) no diode reverse recovery losses through soft commutation [60]–[65].  
The schematic of a conventional two stage isolated PEV battery charger based 
on boost PFC and full bridge LLC topologies is plotted in Fig. 6.2. In PEV battery 
charging applications, optimization of the LLC converter over the wide output 
voltage ranges becomes a challenging issue [99]–[101]. In[92][118], two recently 
reported LLC battery chargers have their output voltage ranges to be 320 V – 420 V 
and 250 V – 450 V, respectively. However, neither work is able to charge the deeply 

























Fig. 6.2. Conventional two stage isolated charger based on boost PFC and full bridge 
LLC topologies. 
This chapter proposes a new approach to design EV battery chargers using a 
single-ended primary-inductor converter (SEPIC) PFC stage and an optimal operating 
point tracking technique to optimize the efficiency of the LLC stage over the full 
battery voltage range (100 V – 420 V). The schematic of the proposed charger is 
plotted in Fig. 6.3. A SEPIC PFC stage is utilized. Thus, the dc link voltage can vary 
in a wide range without satisfying the compatibility to universal grid input. By 




the conversion efficiency of the dc/dc converter is always regulated to be the optimal 
value through keeping the switching frequency close to its primary resonant 
frequency and thereby minimizing the circulating current in the resonant tank. With 
the proposed maximum efficiency point tracking technique, the efficiency 
performance of the dc/dc converter is improved across the wide battery voltage range. 
































Fig. 6.3. Proposed two stage isolated charger based on SEPIC and full bridge LLC 
topologies. 



















Fig. 6.4. Schematic of SEPIC converter. 
Fig. 6.4 shows the schematic of a SEPIC converter. Notions of variables, 






1 2 1g L L Cv v v v    
(6.1) 
In steady state, the voltage across the inductors ( and ) are equal to 
zero. Thus, the steady state capacitor voltage is equal to the input voltage, 
 
1 =C gv v  
(6.2) 
If C1 is large enough, accepting the accuracy of small ripple approximation, 
we have, 
 



























Fig. 6.5. Operation modes of SEPIC converter. 
Fig. 6.5 shows the operation modes of SEPIC converter in continuous 





is energized by the input source, and the capacitor C1 charges the inductor L2. The 
output capacitor Cdc is discharged and provides power to the load. The inductor 









During (dTs, Ts], MOSFET S1 is off, and diode D5 is on. Both L1 and L2 
releases power to charge capacitors C1, Cdc, and provide power to the load. According 
to Eq. (6.3) and KVL, the voltage across onto L1 is equal to -Vo. Consequently, the 







  (6.5) 
In steady state, the inductor current at t = 0 should be equal to the inductor 
current at t = T. Thus,  
 (1 )g odv d v   (6.6) 











Since d is within [0, 1], the voltage gain could be either larger than unity, or 




does not necessarily need to be greater than the amplitude of the grid voltage. 
Therefore, the SEPIC topology brings the benefit of wide dc link voltage range in the 
active rectifier applications.  
Now, assuming vg is the rectified grid voltage, we would have 
 sin( t)g Mv V   (6.8) 
where VM is the amplitude of grid voltage,  is the angular frequency, which is 
typically 120 rad/s in the United States.  
Neglecting the voltage ripple at the output capacitor, vo can be considered a 












Eq. (6.9) describes how the duty cycle of SEPIC converter would vary in 
steady-state in the ac/dc power factor correction applications.  The waveforms of vg, 
vo, and duty cycle d, versus phase angle are plotted in Fig. 6.6. According to Fig. 6.6, 














































Fig. 6.6. Duty cycle of SEPIC converter in PFC application. 
6.3 Circuit Modeling 
6.3.1 Small Signal Modeling  
Derivation of the small signal model is based on the circuit averaging 
technique [37]. Based on the assumption that the frequency of the small signal 
perturbations are much smaller than the switching frequency of the converter, the 






























Fig. 6.7. Averaged switch model of SEPIC converter. 
The switch network (MOSFT and diode) can be extracted from the circuit 
schematic as shown in Fig. 6.7. The MOSFT can be symbolized as a controlled 
voltage source, and the diode can be symbolized as a controlled current source. In 
order to analyze the steady-state operation of the circuit, internal series resistances of 
passive components and diode forward voltage drop are not taken into account for 
convenience in analysis. During (0, dTs], S1 is on while D5 is off. Thus, MOSFET 
drain source voltage (v1) is 0, while the diode reverse bias voltage (v2) is vC1+Vo. 
MOSFET drain source current (i1) is iL1 + iL2, while the diode forward current (i2) is 0. 
During (dTs, Ts], S1 is off while D5 is on. Thus, v1 is vC1+Vo, while the v2 is 0. i1 is 0, 
while i2 is iL1 + iL2. Thus, over one switching period, the averaged currents and 
voltages of the two terminal network could be derived as, 
 





1 1 2L LTs Ts Ts
i d i i     (6.12) 
 
2 o 1CTs Ts Ts
v d v v     (6.13) 
 
2 1 2' L LTs Ts Tsi d i i     (6.14) 
where, Ts is the switching period; 
Ts
x  is the mean value of variable x over one 
switching period Ts.  
According to equations (6.11-6.14), it can be found that , 
. Thus, the two terminal network is able to be equivalent to be a dc 





Fig. 6.8. Averaged dc model of the switch network. 
In order to obtain the small signal ac model, the small signal perturbations 
must be applied. Each signal ( , , , , d) can be expressed by its dc 
component, plus the ac small signal perturbation, as shown in the equation below.  
 
Ts
x X x   (6.15) 
1 2 'Ts Tsv v d d
1 2 'Ts Tsi i d d
1 Ts




 Inserting Eq. (6.15) into equations (6.11-6.14), and neglecting both the dc and 
second order components, the linearized ac signal is able to be extracted. The electric 

























According to equations (6.16-6.17), the MOSFET can be equivalent to an 
independent voltage source in series with the primary side of an ideal transformer; 
while the diode can be equivalent to an independent current source in parallel with the 
secondary side of the transformer. Therefore, the small signal model of the switch 











Fig. 6.9. Linearized small signal ac model of the switch network. 
Inserting the small signal ac model into the SEPIC topology, the small signal 
model of the system can be obtained as shown in Fig. 6.10. Where V1, I2, and D, are 
the averaged dc values of MOSFET drain source voltage, diode current, and duty 




converter. It should be noted that the derived small signal model is only applicable to 



















Fig. 6.10. Small signal model of SEPIC converter. 
6.3.2 Current Loop Analysis  
The small signal model has two independent ac sources: 1) d  as the control 
input; and 2) as the line input voltage. In order to analyze the stability performance 
of the inner current regulation control loop, the control ( d ) to inductor current ( ) 
transfer function ( ) needs to be derived. In order to calculate , the input 
voltage variations gv  should be set to zero.  Thus, the modified small signal model is 
plotted in Fig. 6.11. The capacitance of the output filter capacitor (Cdc) is sufficiently 
large to be considered as short circuit in small signal analysis. The current source in 





,  is equivalent to the primary 






































Fig. 6.11. Small signal model of SEPIC converter to calculate idG . 
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where  is the voltage applied to the primary side of the transformer. 
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    (6.21) 
where  is the primary side current of the transformer. 
Combining equations (6.18-6.21), unknowns such as iC, ip and vp
 
can be 































According to Eq. (6.22), the control to line current transfer function has three 
poles and two zeroes. Among those three poles, one exists in the origin point; the 
other two are a pair of undammed complex poles. The two zeroes are a pair of 
complex zeroes on the left half plane. With the change of the phase of the line, 
parameters in Eq. (6.22) would also change.  
Based on Eq. (6.22) and the circuit parameters, which will be listed in the 
experimental section, the bode plot of the transfer function can be plotted. Fig. 6.12 
shows the bode plot with the line phase angle equal to /2.  According to Fig. 6.12, 
the frequency of the pair of complex zeroes is below the frequency of the pair of 
complex poles.  However, with the line phase angle small enough, the frequency of 
the pair of complex zeroes might be shifted above the frequency of the pair of 













































Fig. 6.12. Bode plot of Gid with line phase angle = /2.  
r is the angular corner frequency of the bode plot, and can be derived from 







   (6.23) 
At frequency r, there is a high magnitude spike. This means a high quality 
factor, Q, occurs at r, where Q is a measure of the dissipation in the second order 
system. 
It is difficult to obtain a stable system due to the high quality factor at r. 




the converter, an R-C network need to be paralleled with the SEPIC capacitor, C1, so 





















Fig. 6.13. Modified SEPIC converter with the damping R-C network. 
Based on Fig. 6.13, the new control to inductor current transfer function can 
be derived as, 
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The bode plot of the damped transfer function is plotted in Fig. 6.14. In 
comparison with the bode plot in Fig. 6.13, the magnitude spike at r is significantly 
reduced. The values of Rd and Cd are determined by evaluating the crossover 
frequency and the Q. It should be noted that the power losses introduced by the 














































































Fig. 6.15. Schematic of the current loop controller with the small-signal model. 




current sensor is used to transduce the input inductor current signal into a voltage 
signal. The s domain transfer function of current sensor is Hi(s). A low pass filter 
(LPF) is utilized to attenuate the high frequency switching harmonics. The s domain 
transfer function of low pass filter is Hf(s). The sensed average inductor current is 
compared to the reference, iref, to generate an error signal. This error signal is 
compensated by the current loop compensator (Gic(s)), and fed to the pulse-width 
modulator (1/VM). Typically, a PI or lag compensator is utilized to ensure sufficient 
phase margin of the current control loop. The s domain loop gain can be obtained as, 
 (s) H (s) (s) (s) / Vi i f ic id MT H G G     (6.25) 
6.3.3 Voltage Loop Analysis 
Similarly, the control to output voltage gain can also derived. Only small 
signal perturbations on duty cycle and output voltage are considered. Fig. 6.16 shows 
the simplified ac small signal model. Since the voltage perturbation at the output node 


































Fig. 6.16. Small signal model of SEPIC converter to calculate vdG . 
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(6.28) 
where  is the impedance of the capacitor in parallel with the damping network.  
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where  is the impedance of the output capacitor in parallel with the load resistor.  
Combining equations (6.26-6.30), unknowns such as , , , and can be 
eliminated. Thus, the transfer function vdG  can be obtained as, 
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where,  is the impedance of the SEPIC capacitor in parallel with the damping 































   (6.34) 
where Num  is the numerator of the equation,  
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Den  is the denominator of the equation,  
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Fig. 6.18. Schematic of the voltage loop controller with the small-signal model. 





voltage sensor is used to transduce the output voltage signal into an isolated scaled-
down voltage signal. The s domain transfer function of current sensor is Hv(s). The 
sensed voltage is compared to the reference, vref, to generate an error signal. This 
error signal is compensated by the voltage loop compensator (Gic(s)). Output of the 
voltage loop compensator is multiplied by the current reference (iref) to generate the 
mixed reference signal. The sensed average inductor current signal is compared to the 
mixed reference to generate an error signal. This error signal is compensated by the 
current loop compensator, and fed to the pulse-width modulator. The s domain loop 
gain can be obtained as,  
 (s) (s) (s) (s) / Vv v vc ic vd MT H G G G     (6.37) 
6.4 Design Considerations 
6.4.1 Continuous Conduction Mode 
In the PEV onboard battery charging applications, the power level of the front 
end ac/dc power factor correction stage is usually high. At the same power level, the 
current stresses of components in continuous conduction mode is much smaller than 
the discontinuous mode. Consequently, continuous conduction mode is preferred to 







Fig. 6.19. Inductor current iL1 at boundary conduction condition.  
In the boundary conduction condition, the waveform of iL1 is plotted in Fig. 
6.19.  During the time interval (0, DTs], the inductor current increase at the rate of 
vg/L1,b, where L1,b is the boundary value of the input inductor L1. The current ripple 










   (6.38) 
The boundary condition happens when the current ripple is equal to twice the 






















  (6.40) 
Assuming unity power factor, the ratio of input voltage and input current 











   (6.41) 
where, Vrms is the root mean square value of the grid voltage, and Pin is the input 
power.  














According to the Eq. (6.42), the smaller the switching period Ts is, the more 
easily the converter can enter into CCM. The larger the minimum input power Pin,min 
is, the more easily the converter can enter into CCM. 
Similarly, the boundary conduction condition for inductor L2 can be derived. 
The corresponding inductor current waveform is plotted in Fig. 6.20. During time 
interval (DTs, Ts], the inductor current decreases at the rate of Vo/L2. Thus, the current 















   (6.43) 
The boundary condition happens when the current ripple is equal to twice the 
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Thus, combing equations (6.9) and (6.45), the CCM condition for inductor 















According the Eq. (6.46), the smaller the switching period Ts is, the more 
easily the converter can enter into CCM. The smaller the maximum value of load 
resistance, ,maxLR , is, the more easily the converter can enter into CCM. 
6.4.2 Capacitor Voltage Ripple 
For the SEPIC capacitor C1, according to Eq. (6.2), the average voltage on C1 




to the amplitude of the grid voltage. Besides the line frequency voltage ripple, the 
switching frequency voltage ripple must be considered. The selection of C1 is based 
on the trade-off between the requirement on low switch frequency voltage ripple and 
sinusoidal line frequency behavior.  
The current waveform of iC1 during two switching cycles is plotted in Fig. 
6.21. During the time interval (0, DTs], C1 is discharged by the inductor current iL2. 
The average value of iL2 is equal to the output current io. Thus, the charge released 
from C1 can be calculated as, 
 
1C o sQ i DT  (6.47) 









   (6.48) 
According to Eq. (6.48), in order to suppress the switching frequency voltage 









Fig. 6.22. Capacitor current iC1 at continuous conduction mode.  
 With regard to the output capacitor, the switching frequency voltage ripple is 
negligible. This is because the output capacitance value is typically very large. Twice 
the line frequency voltage ripple is more critical since it directly impacts the 
performance of the secondary stage dc/dc converter. The low frequency voltage ripple 








   (6.49) 
where, Tline is the period of the grid input.  
According to Eq. (6.49), the maximum voltage ripple happens when the input 
power reaches its peak point. In order to reduce the low frequency voltage ripple, a 
large value of output capacitor is preferred. However, this would make the 
electrolytic capacitor bank bulky.  
6.5 Simulation Results 
6.5.1 Simulation Results of the SEPIC PFC Stage 
Based on the design considerations discussed in previous subsection, a SEPIC 
rectifier for power factor correction stage is designed. The designed parameters are 
summarized in Table 7-1. In the input side, it is applicable to the universal grid. In the 
output side, it has wide output voltage range (100V-420V). Consequently, the 
secondary stage dc/dc converter can always operate at unity gain, which is the 




Table 6-1 Designed parameters of the SEPIC PFC rectifier 
Quantity Symbol Parameter 
Input voltage vin 85V-265V, 50Hz-60 Hz 
Output voltage Vout 100V-420V 
Rated power Pmax 1 kW 
Input inductor L1 550 H 
Output inductor L2 550 H 
SEPIC capacitor C1 10 F 
Damping capacitor Cd 1 F 
Damping resistor Rd 80  
Output capacitor Co 2 mF 
Switching frequency fs 100 kHz 
Sampling frequency fsample 100 kHz 
In order to verify the design, simulations are performed with parameters listed 
in Table 7-1. In the simulation, MOSFETs and diodes are assumed as ideal devices. 
Two digital PI compensators are tuned to achieve the stability of the current loop 
control and the voltage loop control. Fig. 6.23 demonstrates the operation of the 
converter at the rated power (1 kW). The input voltage is 120 V, while the output 
voltage is 420 V. According to Fig. 6.23, the input current follows the input voltage, 
which demonstrated good power factor. The power factor is measured as 0.9996. The 




at the rated power, so that the power components can be selected accordingly.   



































Fig. 6.23. Simulation results of the input voltage and the input current at 1 kW.  
Fig. 6.24 shows the simulated waveforms of output voltage ripple, input 
voltage, and the input current and at the rated power with Vout = 420 V. As can be 
seen in Fig. 6.24, the frequency of the voltage ripple is equal to twice the line 
frequency. Fig. 6.25 presents the simulated harmonics distribution from the input 
current. According to Fig. 6.25, the total harmonic distribution is 2.72%. Fig. 6.26 
demonstrates the waveforms of input voltage as well as the voltage across the SEPIC 
capacitor (vC1). As can be seen in Fig. 6.26, vC1 is roughly equal to the absolute value 




















































Fig. 6.24. Simulation results of the input current and output voltage ripple with Vout 
=420V.  
 
Fig. 6.25.  Fast Fourier transform analysis of input current at rated power with Vout 
=420V.  



































































Fig. 6.26. Simulation results of the input voltage and SEPIC capacitor voltage at rated 
power with Vout =420V.  
Fig. 6.27 shows the simulated waveforms of input current and output voltage 
at the beginning of constant current charging mode, where the output voltage is 250 V, 
and the output power is 600 W. The power factor is measured as 0.999, and the total 

















































Fig. 6.27. Simulation results of the input current and output voltage at Vout = 250V. 
Fig. 6.28 shows the simulated waveforms of input current and output voltage 
at the pre-charge stage. The output voltage is 100 V, and the input voltage is 120 V. 
The power factor is measured 0.999, and the total harmonic distortion is measured as 
6.79%. It should be noted that if the output power is sufficiently low, according to Eq. 

















































Fig. 6.28. Simulation results of the input current and output voltage at Vout =100V.  
6.5.2 Simulation Results of the LLC dc/dc Stage 
With regards to the second stage dc/dc conversion, in order to make a 
comprehensive comparison, two 3.3 kW rated LLC chargers compatible with 100 V 
to 420 V battery pack voltage are designed. The design parameters are summarized in 
Fig. 6.29. Both designs have their fp equal to 200 kHz. The theoretic analysis as well 





Fig. 6.29. Circuit parameters for efficiency comparison, (a) conventional fixed dc link 
voltage, (b) proposed variable dc link voltage. 
Circuit performances at the lowest battery pack voltage (Point A in the 
charging profile: Vbat = 100 V, Ibat = 1.07 A) for both circuits are compared in Fig. 
6.30; both the turning off current and circulating current are marked. According to 
Fig. 6.30, the turning off current of conventional LLC converter is 4.5 A, while the 
proposed LLC converter has turning off current equal to 1.1 A. This shows that 
switching losses are significantly reduced in the LLC converter with the proposed 
approach in comparison to that of the conventional fixed dc link voltage approach. 
Moreover, the circulating current in the proposed circuit is much smaller than that of 















































































































Fig. 6.30. LLC converter performance comparison at the operating point A; a) 
conventional; b) proposed. 
Similarly, circuit performances in the beginning of constant current charging 
mode (Point B in the charging profile: Vbat = 250 V, Ibat = 7.86 A), are compared in 
Fig. 6.31. In comparison to conventional approach, the turning off current is reduced 
from 14.4 A to 2.9 A.  Circulating current is significantly reduced. Moreover, the 

















































































Fig. 6.31. LLC converter performance comparison at the operating point B; a) 
conventional; b) proposed. 
Fig. 6.32 demonstrates the circuit operation at the peak power (Point C in the 




approach, the turning off current is reduced from 22.3 A to 5.1 A.  Circulating current 










































































Fig. 6.32. LLC converter performance comparison at the operating point C; a) 
conventional; b) proposed. 
Fig. 6.33 demonstrates the voltage stress on Cr at the peak power (Point C in 
the charging profile: Vbat = 420 V, Ibat = 7.86 A). In comparison to conventional 
approach, voltage stress on Cr is greatly reduced from 2.2 kV to 0.51 kV. Practically, 
it is unrealistic to build a single film capacitor with 2.2 kV high frequency ac voltage 
rating. A film capacitor bank with multiple series capacitors must be used, which 




















































Fig. 6.33.  Resonant capacitor voltage stress comparison at the operating point C; a) 
conventional; b) proposed. 
Fig. 6.34 demonstrates the circuit operation at the lightest load (Point D in the 
charging profile: Vbat = 420 V, Ibat = 0.78 A). In comparison to conventional 
approach, the turning off current is reduced from 24.2 A to 4.8 A. The current stress 
on the rectifier diodes is also greatly reduced. For the conventional approach [see Fig. 
30 (a)], although little power (327.6 W) is delivered to the battery, there is still a 
significant amount of circuiting current in the resonant tank. The circuiting power 
makes the conduction losses much higher than the power delivered. 















































































Fig. 6.34. LLC converter performance comparison at the operating point D; a) 
conventional; b) proposed. 
6.6 Experiment Results 
6.6.1 Experiment Results of the SEPIC PFC Stage 
 Based on the designed parameters in Section 6.5, a laboratory prototype, with 
rated power of 3.3 kW is built to verify the validity of the proposed charger. Fig. 6.35 
shows the picture of the ac/dc PFC power converter prototype. The system is 




switching frequency is set at 100 kHz. It should be noted that both the power 
MOSFET and the power diode are SiC based. 
 





Fig. 6.36. TMS320F28335 DSP development board. 
Due to the safety reasons as and power limitation in the lab facility, the 
designed 3.3 kW ac/dc PFC converter is tested at 1 kW. Figures 6.37-6.39 
demonstrate the experimental results of the designed ac/dc PFC converter operating at 
980 W.  Fig. 6.37 shows the waveform of grid input voltage and input current. The dc 
link voltage is regulated to be 420 V, which is higher than the peak grid input voltage. 
As seen in the figure, the input current follows the input voltage with no phase 
difference. The power factor is recorded as 0.993, while the conversion efficiency is 
measured as 95.1%. 
 
Fig. 6.37. Experimental results of the input voltage and the input current.  (Vin = 120 
V, Vdc = 420 V). From top to bottom: vin (250 V/div), iin (10 A/div), time (20 ms/div). 




the input current. Channel 1 is captures the dc link voltage in ac coupling mode. The 
frequency of the dc link voltage ripple is twice the grid frequency. The amplitude of 
the voltage ripple on the dc link voltage is well suppressed to be around 8 V.  
 
Fig. 6.38. Experimental results of the output voltage, input voltage and the input 
current (Vin = 120 V, Vdc = 420 V). From top to bottom: VDC (20 V/div, ac coupling), 
vin(250 V/div), iin (10 A/div), time (10 ms/div). 
Fig. 6.39 shows the experimental waveforms of input voltage and SEPIC 
capacitor voltage. As can been seen in the screenshot, SEPIC capacitor voltage 
roughly equals to the absolute value of the input voltage. This agrees with the 





Fig. 6.39. Experimental results of the input voltage, and the SEPIC capacitor voltage. 
(Vin = 120 V, Vdc = 420 V). From top to bottom: vin (250 V/div), vC1 (50 V/div), time 
(10 ms/div). 
Fig. 6.40 shows the operation of SEPIC converter with 250 V output voltage, 
while the input voltage is still 120 V, 60 Hz grid. The dc link voltage is smaller than 
the peak grid input voltage. The power factor at 250 V output voltage is measured to 





Fig. 6.40. Experimental results of the output voltage, input voltage, and the input 
current (Vin = 120 V, Vdc = 250 V). From top to bottom: VDC (20 V/div, ac coupling), 
vin (250 V/div), iin (10 A/div), time (10 ms/div). 
Fig. 6.41 shows the operation of SEPIC converter with 100 V output voltage, 
while the input voltage is still 120 V, 60 Hz grid. The dc link voltage is smaller than 
the peak grid input voltage. The power factor at 100 V output voltage is measured to 
be 0.983. It should be noted that the experimental waveforms well agree with the 
simulated results. Fig. 6.42 shows the experimental efficiency data of the designed 





Fig. 6.41. Experimental results of the output voltage, input voltage, and the input 
current (Vin = 120 V, Vdc = 100 V). From top to bottom: VDC (10 V/div), vin (250 
V/div), iin (10 A/div), time (10 ms/div). 

























Fig. 6.42. Efficiency versus output power of the designed SEPIC converter. 
6.6.2 Experiment Results of the SEPIC PFC Stage 
Fig. 6.43 shows the picture of the 3.3 kW dc/dc LLC converter prototype. As 
shown in the figure, only one magnetic component is used in this converter. Both the 
resonant inductor Lr, and the magnetizing inductor Lm, are integrated into one single 
transformer. Ferroxcube ETD59 ferrite magnetic core is used to wind the transformer. 
Material of the core is 3C90. Designed parameters of the LLC converter is 
summarized in Table 7-2. It should be noted that all the power semiconductors are 
SiC based. Film capacitors are utilized as the output filter capacitor. This LLC 
converter is also controlled by the TMS320F28335 DSP development board from 
Texas Instruments. 
 




Table 6-2 Designed parameters of the 3.3 kW LLC converter 
Symbol Quantity or Device Parameter 
Vdc DC link Voltage 100V-420 V 
Pmax Rated maximum power 3.3 kW 
fp Primary resonant frequency 196 kHz 
tdead Deadband time 200 ns 
n Transformer turn ratio 26:26 
Lr Resonant inductor 32.2 H 
Lm Magnetizing inductor 102.3 H 
Cr Resonant capacitor 19.8 nF 
S2-S5 Power MOSFETs CMF10120 
D6-D9 Power diodes SCS220AGC 
Co Output filter capacitor 20 F 
Fig. 6.44 presents the circuit operation at the precharge stage, as demonstrated 
in Fig. 1. The battery pack voltage goes down to 100 V. And the charging current is 
1.07 A. The normalized voltage gain of the LLC converter is equal to unity, which 
guarantees that the circuit is operating at the resonant frequency between Lr and Cr. 






Fig. 6.44. Experimental results of the LLC charger operating at point A (Vbat = 100 V, 
Icharge = 1.07 A). From top to bottom: Icharger (2 A/div), vCr (100 V/div), vgs2 (10 V/div), 
iLr (2 A/div), time (4 s/div). 
Fig. 6.45 presents the circuit operation at point B in the charging profile, as 
demonstrated in Fig. 6.1. At operation point B, the charger enters into the constant 
current charging stage. The battery pack voltage is 250 V. And the charging current is 
7.80 A. Due to the varying dc link voltage, the circuit is still operating at the resonant 





Fig. 6.45. Experimental results of the LLC charger operating at point B (Vbat = 250 V, 
Icharge = 7.80 A).  From top to bottom: Icharge (5 A/div), vab (250 V/div), iLr (10 A/div), 
vCr (500 V/div), time (4 s/div). 
Fig. 6.46 shows the circuit operation at point C in the charging profile, as 
demonstrated in Fig. 6.1. At operation point C, the charger enters into the constant 
voltage charging stage. Both the battery pack voltage and the charging current reach 
the maximum value. Thus, the converter operates at its rated power. The battery pack 
voltage is 420 V. And the charging current is 7.80 A. Due to the adopted maximum 
efficiency point tracking technique, the circuit is still operating at the resonant 





Fig. 6.46. Experimental results of the LLC charger operating at point C (Vbat = 420 V, 
Icharge = 7.80 A).  From top to bottom: Icharge (10 A/div), vgs2 (10 V/div), vCr (500 
V/div), iLr (10 A/div), time (4 s/div). 
Fig. 6.47 shows the circuit operation when the charger finishes the constant 
voltage charging. The battery pack voltage is still at its maximum value. While 
charging current reaches the minimum value as 0.78 A. Dc link voltage stays the 
same as it was in point C. The circuit is still operating at the resonant frequency 





Fig. 6.47. Experimental results of the LLC charger operating at point D (Vbat = 420 V, 
Icharge = 0.78 A).  From top to bottom: Icharge (10 A/div), vCr (500 V/div), vab (250 
V/div), iLr (5 A/div), time (4 s/div). 
Fig. 6.48 demonstrates the zero voltage switching feature of the designed LLC 
converter. As can be seen in the figure, each time before the gate drive signal is 
applied to the power MOSFET, the drain to source voltage reduces to zero. This 
means, the power MOSFET is turned on with ZVS. The experimental conversion 





Fig. 6.48. Zero voltage switching of power MOSFET. From top to bottom: vds3 (250 
V/div), vgs3 (10 V/div), time (4 s/div). 
























Fig. 6.49. Conversion efficiency of the designed LLC converter. 
6.7 Summary 
In this chapter, an onboard PEV battery charger based on a SEPIC PFC stage 
and a LLC topology is proposed. The maximum efficiency point tracking technique 
for LLC topology is utilized to optimize the conversion efficiency of the charger. 
Proposed charger is able to charge the deeply depleted battery packs, whose voltage 
might goes down to 100 V. Since SEPIC topology owns the feature of both boosting 
the input voltage and chopping the input voltage, it is utilized in the front-end power 
factor correction stage. Both the steady state analysis and ac small signal modeling of 
SEPIC topology in PFC application are carried out. Design considerations to ensure 
CCM operation and to limit the current and voltage ripples are discussed in detail. A 
3.3 kW charger prototype, which includes both the ac/dc and the isolated dc/dc 
stages, is designed to validate the proof of concept. Simulation results and 
experimental results demonstrate that the designed charger is able to maintain wide dc 
link voltage range (100V-420V) while keeping the LLC converter operating at its 





Chapter 7 Conclusions and Future Work 
7.1 Conclusions 
Grid-enabled plug-in electrified vehicles are deemed as one of the most 
sustainable solutions to profoundly reduce both oil consumption and greenhouse gas 
emissions. However, fast charging the onboard battery pack more efficiently, 
conveniently, and with smaller footprint is one of the most important challenges, 
which determine the acceptability of PEVs among consumers. This research mainly 
focuses on providing innovative solutions to cope with these challenges by using 
advanced power electronics topologies, advanced control strategies, as well as 
advanced power semiconductor devices.  
The contributions of this dissertation are summarized as below. 
1) We did a comprehensive literature review on the charging infrastructures, 
battery charging profiles, power storage and power conversion interfaces of PEVs, 
power electronics configurations suitable for onboard battery charging applications, 
the state of the art isolated battery chargers, as well as wide Silicon Carbide power 
semiconductor devices. 
2) We proposed a methodology to effectively evaluate the performances of 
isolated resonant converters in wide output voltage PEV battery charging 
applications. Four different types of common resonant topologies (SRC, PRC LCC, 
LLC) are investigated using this proposed method. We found that full bridge LLC 





3) Based on the comprehensive topological analyses of PFC and isolated 
dc/dc topologies, we proposed and developed a level 1 onboard PEV charger 
configuration. The proposed charger is based on an interleaved boost PFC and full 
bridge LLC topologies. We optimized the design of the PEV charger for a 320V-
420V high voltage battery pack. The optimization is based on reducing the magnet 
components sizes, and minimizing the total power losses over different load 
conditions. We developed a 1 kW charger prototype using Silicon power 
semiconductor devices and analog controllers. The PFC stage achieves 3.61% THD 
and 96.3% conversion efficiency experimentally. While the dc/dc stage achieves 
96.8% peak efficiency.  
4) Conventionally, designers set the dc link voltage (the output voltage of PFC 
stage) as fixed value (390 V). In applications where wide output voltages are 
required, this would make the design of second stage LLC converter hard to optimize. 
On the other side, LLC topology is prone to have minimized power losses at its 
resonant frequency, where its normalized voltage gain equals to unity.  
Based on these two facts, we proposed a novel approach to design PEV 
chargers. In the proposed approach, we set the dc link voltage to be variable to follow 
the battery pack voltage. Therefore, the operation frequency of the LLC converter is 
always constrained to be in the vicinity of its resonant frequency. Thus, the 
conversion efficiency of the circuit is optimized. In order to verify this idea, we 




prototype has fixed dc link voltage (390 V), while the second prototype has its dc link 
voltage following the battery pack voltage. We found that the LLC stage of the 
proposed variable dc link voltage approach is able to provide 2.5% efficiency 
improvement at the heaviest load condition and 8.9% efficiency improvement in the 
lightest load condition. 
5) Although the proposed variable dc link voltage approach is able to boost 
the conversion efficiency of the LLC converter over the wide SOC range of the 
battery pack, it also brings challenges to the design of front end PFC converter. The 
battery pack voltage might have much wider voltage range than 320V-420V, as 
adopted in the previous case study. For deeply depleted battery, the voltage of the 
battery pack might go down to 100V. This makes the boost derivate topologies no 
longer suitable. Especially for occasions where universal grid input voltages are 
required.  
To address this limitation, we proposed a novel approach to design EV battery 
chargers. In the front end PFC stage, we proposed utilizing the SEPIC topology, such 
that the dc link voltage no longer needs to be higher than the peak grid input voltage. 
In the second stage, we continue to pursue the optimal operating point tracking 
technique for LLC converter. The proposed charger configuration is able to maintain 
good efficiency performance for the dc/dc converter, and is able to achieve ultra-wide 
output voltage range. We designed a level-2 charger prototype using all Silicon 
Carbide power semiconductor devices and a digital controller to verify this idea. In 
the experiment, the designed SEPIC PFC converter is able to achieve dc link voltage 




conversion efficiency, close to unity power factor, and small THD. The designed 
LLC converter achieves optimized efficiency over wide load conditions. It should be 
noted that the designed LLC converter integrates the resonant inductor and the 
magnetizing inductor into one single magnetic core, which helps to reduce both the 
size and power losses of the converter. 
7.2 Future Work 
The future work could focus on following three aspects. 
1) Interleaved SEPIC PFC converters using coupled inductors  
The SEPIC PFC converter prototype presented in chapter 8 utilizes a single-
phase configuration, which is suitable for low power levels. However, in order to 
achieve a higher power charging, the current stress on the circuit components must 
increase.  For the power MOSFETs, we can parallel multiple devices to achieve 
higher current capability. However, we could not easily parallel multiple power 
diodes. This is because the on-resistance and forward voltage drop of power diodes 
exhibit negative temperature coefficients. If paralleled, the mismatch of power diodes 
would cause the hot device take over majority of the current. Thus, the device could 
be simply damaged. Moreover, high current stress would make the inductors bulky 
and hard to design. 
In order to eliminate those potential problems, paralleling multiple phases 
with each phase sharing part of the total current stress becomes a promising solution. 




certain degree (2/n, where n denotes the number of phase), which would contribute 
to reduce the circuit harmonics as well as the current ripples. Moreover, the inductors 
could be coupled, sharing a common magnetic core. Thus, the count of magnetic 
devices could be kept the same as that of a single-phase topology. The schematic of a 

































Fig. 7.1. Schematic of interleaved SEPIC PFC converter using coupled inductors. 
2) Chargers with Mega Herz switching frequency 
In this dissertation, both the interleaved boost PFC converter prototype and 
the single phase SEPIC PFC converter prototype were switched at 100 kHz, which is 
slightly higher than the majority of the commercial PFC converters (typically 75 kHz). 
However, if we can increase the switching frequency to a higher level, the size of the 
inductors could be further reduced. Fig. 7.2 demonstrates three PFC inductors in the 
same power level with different switching frequencies. The size reduction effect 
could be clearly observed. Future work would also focus on increasing the switching 




adopting ZVS and variable dc link voltage techniques. 
 
Fig. 7.2. PFC inductors switched at 100 kHz, 500 kHz, and 1 MHz (from the left to 
the right). 
The designed full bridge LLC converter prototype is switched at 200 kHz. 
However, due to its ZVS feature, LLC converter has the potential to be operated at 
Mega Hz switching frequency [67], [122], [123]. By boosting the switching 
frequency of the LLC converter, the size of the transformer could be effectively 
reduced. This size reduction effect could be observed in Fig. 7.3. The transformer on 
the left is a 3.3 kW 200 kHz transformer winded on an ETD59 core; while the one on 
the right is a 1.2 kW MHz planner transformer designed by Payton Planar Magnetics 
[124]. Is should be noted that the planner transformer looks bulky because of its outer 
heat sink. Future work would also concentrate on designing planner transformer for 





Fig. 7.3. LLC transformers switched at 200 kHz, and 1 MHz (from the left to the 
right). 
3) Bidirectional power flow  
Currently, all commercialized onboard chargers have unidirectional power 
flow from grid to vehicle. However, since most vehicles are parked an average for 95 
percent of the time, it is foreseeable that batteries could be used to let power flow 
from the vehicle to the grid. In this emerging vehicle-to-grid (V2G) technology, 
onboard chargers are required to have bidirectional power flow capability [125]. 
When the vehicle is idle, the battery can feed power back to the grid. 
In order to achieve the bidirectional power flow, both the front-end ac/dc PFC 
and the second stage isolated dc/dc topologies must be modified to be bidirectional. 
Fig. 7.4 (a) is a single phase half bridge bidirectional AC/DC PFC converter, while 
Fig. 7.4 (b) is a single phase full bridge bidirectional AC/DC PFC converter. 




doubling, it requires semiconductor devices with higher voltage ratings. Full bridge 
topology can alleviate capacitor imbalances, but it comes with higher number of 

















Fig. 7.4. Bidirectional ac/dc PFC stages, (a) half bridge bidirectional boost PFC, (b) 
full bridge bidirectional boost PFC.  
Fig. 7.5 (a) is a bidirectional dual active bridge LLC converter, which is a 
derivative of full bridge LLC resonant converter. When the energy is transferred from 
grid to battery, the active bridge on the secondary side of transformer functions as a 
full bridge rectifier. When the energy is transferred from battery to grid, the 
secondary side active bridge functions as an inverter and the primary side active 
bridge functions as a rectifier.  Fig. 7.5 (b) is a bidirectional dual active bridge CLLC 
converter. In this topology, there are two identical inductor capacitor (LC) networks 



































Fig. 7.5. Bidirectional ZVS dc/dc resonant converters. 
Bidirectional power flow between grid and vehicle has gained interest from 
academia and industry. However, it must be noted that it has not been implemented 
on any commercial PEV in the market. Challenges mainly lie in four aspects: (a) 
additional cost of power electronics, (b) possible chance of battery degradation due to 
frequent cycling, which might not be the case in some battery chemistries as a few 
manufacturers believe slow discharge of the battery when it is fully charged would 
not have degradation impacts, (c) requirement for metering from the utility company, 
and (d) lack of precise policies and standards as of July 2014. Future work would 
pursue on achieving the bidirectional power flow of the onboard chargers, while 
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